Functional Verification Basics: What's The Objective of End of Test?
End of test (EOT), is one of the most important and tricky parts of a test bench. EOT is important because it qualifies if a test has really passed or failed. Thus it potentially impacts all tests. However, EOT is tricky because the implementation is spread across all the components of a test bench. EOT has become more complicated due to self-checking nature of coverage driven constrained random verification environments.
Whenever EOT is discussed, emphasis is laid on the verification methodology’s support for “end of test” implementation. This is not sufficient. One needs to also understand what objective is the EOT check attempting to attain. This blog focuses on describing these objectives of the EOT.
In order to declare “end of test”, the following two objectives have to be met:
- End of Stimulus Generation: Ensure all specified stimulus has been generated
- End of Stimulus Execution: Ensure all generated stimulus has been executed or processed
In this blog we describe these two objectives in detail.
Related Semiconductor IP
- Narrow band - IoT Release-14 e-NodeB PHY. (L1) IP
- Narrow band - IoT Release-14 UE PHY. (L1) IP
- Narrow band - IoT Ultra-Low power UE RF Transceiver IP
- Narrow band - IoT Release-14 UE Protocol Stack (L2-L3) Software IP
- Narrow band - IoT Release-14 e-NodeB Protocol Stack (L2-L3) Software IP
Related Blogs
- The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
- Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
- The Future of Driving: How Advanced DSP is Shaping Car Infotainment Systems
- Connected AI is More Than the Sum of its Parts
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power