Exploring & Characterizing DDR Memory System Margins
Memories are central to system operation and performance. Designers need a better way to look inside the memory subsystem to ensure the system is optimized for production.
Memories are hot. At least that's what one would surmise from the recent MemCon 2014 in Santa Clara, Calif., where the exhibit floor was crowded and a full day of presentations covered all things memory.
One recurring theme at the conference was whether there is a more efficient way to explore and characterize the margins of a DDR memory subsystem. That's not so easy when the DDR subsystem (DDR controller, PHY and I/O) is embedded within a chip and is responsible for managing the data traffic flowing to and from the processor and external DDR memory. The DDR memory interface normally is the highest bandwidth bus in the system, operating at multi-GHz data rates with read-write timing margins measured in picoseconds.
To read the full article, click here
Related Semiconductor IP
- DDR and LPDDR Combo PHY
- AMBA AHB Bus to DDR SDRAM Controller
- DDR SDRAM Controller
- DDR and DDR2 SDRAM Controller Intel® FPGA IP Core
- DDR and DDR2 SDRAM Controller with ALTMEMPHY Intel® FPGA IP
Related Blogs
- DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR
- New AXI Scatter-Gather DMA Core Transfers Streaming Data to/from System Memory
- How Secure DDR Interfaces Protect DRAM from Memory Attacks
- DDR3/DDR2 price crossover reached
Latest Blogs
- Cadence Leads the Way at PCI-SIG DevCon 2025 with Groundbreaking PCIe 7.0 Demos
- Introducing the Akeana 1000 Series Processors
- How fast a GPU do you need for your user interface?
- PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025