New AXI Scatter-Gather DMA Core Transfers Streaming Data to/from System Memory
February 8, 2021
Data processing accelerators are often designed with streaming interfaces and are meant for continuous flow through a custom hardware processing pipeline. Such cores include engines for compression, cryptography, or packet processing. A custom hardware pipeline built of such cores would be similar to this:
Sometimes, though, designers want the data processing accelerator to store or retrieve its data to or from the systems memory rather than directly transferring data to or from the next or preceding pipeline stage. So, our example custom hardware pipeline now transforms to something like this:
Related Semiconductor IP
Related Blogs
- IBM Introduces New PowerPC CPU Core
- The silicon behind Android
- Cortex-A5 in Mobile...This little core is going to be BIG!
- 2010 Mobile Predictions from Dual Core Cortex-A9 to Android...
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?