New AXI Scatter-Gather DMA Core Transfers Streaming Data to/from System Memory
Data processing accelerators are often designed with streaming interfaces and are meant for continuous flow through a custom hardware processing pipeline. Such cores include engines for compression, cryptography, or packet processing. A custom hardware pipeline built of such cores would be similar to this:
Sometimes, though, designers want the data processing accelerator to store or retrieve its data to or from the systems memory rather than directly transferring data to or from the next or preceding pipeline stage. So, our example custom hardware pipeline now transforms to something like this:
To read the full article, click here
Related Semiconductor IP
Related Blogs
- The silicon behind Android
- Nice Core ARM; Pity About Intel MDF
- ARM Cortex-A15 - does this processor IP core need a new category ... Superstar IP?
- ARM furthers its "cover the earth" strategy with introduction of R5 and R7 core variants for fast, real-time, deterministic SoC applications
Latest Blogs
- Analog Design and Layout Migration automation in the AI era
- UWB, Digital Keys, and the Quest for Greater Range
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design
- MIPS P8700 RISC-V Processor for Advanced Functional Safety Systems
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces