Design impact of 450mm transition
There’s been lots of news lately on the industry transition to 450mm wafers. Recent headlines include coverage on the G450C’s 2015-16 target 10nm pilot line, TSMC’s $10B investment in 450nm, TSMC’s rollout delay from 2015 to 2018, and lithography being the big schedule bottleneck (yet again). The media have covered expectations of 400% higher starting wafer costs, a 20-50% increase in equipment costs, and fallout on the very health of the semiconductor equipment industry. There has also been some positive press too, including potential benefits at advanced nodes, such as 2.5x the number of die/wafer, and 20-25% less cost per die at 22nm and below.
To read the full article, click here
Related Semiconductor IP
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
Related Blogs
- TSMC on 450mm transition: Lithography key!
- Navigating the challenges of manual IP design migrations
- Can AI-Driven Chip Design Meet the Challenges of Tomorrow?
- Navigating the Future of EDA: The Transformative Impact of AI and ML
Latest Blogs
- Satellite communications are no longer as secure as assumed
- Why Hardware Monitoring Needs Infrastructure, Not Just Sensors
- Why Post-Quantum Cryptography Doesn’t Replace Classical Cryptography
- The Silent Guardian of AI Compute - PUFrt Unifies Hardware Security and Memory Repair to Build the Trust Foundation for AI Factories
- Heterogeneous NPU Data Movement Tax: Intel's Own Slides Tell the Story