Design impact of 450mm transition
There’s been lots of news lately on the industry transition to 450mm wafers. Recent headlines include coverage on the G450C’s 2015-16 target 10nm pilot line, TSMC’s $10B investment in 450nm, TSMC’s rollout delay from 2015 to 2018, and lithography being the big schedule bottleneck (yet again). The media have covered expectations of 400% higher starting wafer costs, a 20-50% increase in equipment costs, and fallout on the very health of the semiconductor equipment industry. There has also been some positive press too, including potential benefits at advanced nodes, such as 2.5x the number of die/wafer, and 20-25% less cost per die at 22nm and below.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related Blogs
- TSMC on 450mm transition: Lithography key!
- Masking-friendly signatures and the design of Raccoon
- Navigating the challenges of manual IP design migrations
- Can AI-Driven Chip Design Meet the Challenges of Tomorrow?
Latest Blogs
- Breaking the Silence: What Is SoundWire‑I3S and Why It Matters
- What It Will Take to Build a Resilient Automotive Compute Ecosystem
- The Blind Spot of Semiconductor IP Sales
- Scalable I/O Virtualization: A Deep Dive into PCIe’s Next Gen Virtualization
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC