Samsung 20nm test chip includes ARM Cortex-M0 processor core. How many will fit on the head of a pin?
July 12, 2011
Samsung and Cadence just announced the successful tapeout of a 20nm logic test chip that includes the ARM Cortex-M0 microprocessor core. This announcement is yet more evidence that Moore’s Law is alive and kicking…even below 28nm. This test chip design proves out key aspects of the 20nm design chain including the ARM IP, libraries, foundry enablement, and EDA software.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Want more information on the ARM Cortex-M0+ processor core?
- The Apple iPad's A4 Processor Runs an ARM9 Core (or Maybe a Cortex-A9)
- ARM Cortex-A15 - does this processor IP core need a new category ... Superstar IP?
- Orca shows a full dual-mode Bluetooth core in CMOS
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?