Complex SoCs Need a Simple API
The chair of a standards group puts out a call for participation in an effort to simplify programming the kind of multi-headed SoCs that are becoming popular.
In January, the Khronos Group created an exploratory group to determine the industry’s interest in developing a simplified open standard for embedded heterogeneous communications. If there is enough interest, Khronos will form a working group and invite all interested parties to collaborate on the development of a multi-vendor standard.
Khronos has a proven multi-company governance process. It is an open consortium of hardware and software companies creating advanced acceleration standards.
Two decades ago, embedded real-time processing for system modeling, simulation, image and signal processing often used scaled-down supercomputer architectures--a homogenous array of identical processors interconnected in a parallel, symmetric topology. Programming solutions for these architectures were initially fragmented, often using hardware vendor or microprocessor-specific software layers for communication between processing elements.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- Protocol Debug for Complex SoCs
- API Paves Road for Multicore SoCs
- Case Study: Unlocking the Capabilities of Today's Complex SoCs for Vision
- The need for a holistic approach to safety and security
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing