Complex SoCs Need a Simple API
The chair of a standards group puts out a call for participation in an effort to simplify programming the kind of multi-headed SoCs that are becoming popular.
In January, the Khronos Group created an exploratory group to determine the industry’s interest in developing a simplified open standard for embedded heterogeneous communications. If there is enough interest, Khronos will form a working group and invite all interested parties to collaborate on the development of a multi-vendor standard.
Khronos has a proven multi-company governance process. It is an open consortium of hardware and software companies creating advanced acceleration standards.
Two decades ago, embedded real-time processing for system modeling, simulation, image and signal processing often used scaled-down supercomputer architectures--a homogenous array of identical processors interconnected in a parallel, symmetric topology. Programming solutions for these architectures were initially fragmented, often using hardware vendor or microprocessor-specific software layers for communication between processing elements.
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- Protocol Debug for Complex SoCs
- API Paves Road for Multicore SoCs
- Case Study: Unlocking the Capabilities of Today's Complex SoCs for Vision
- The need for a holistic approach to safety and security
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA