Chiplet Summit: Challenges of Chiplet-Based Designs
I wrote the first post, The Chiplet Summit, from the recent Chiplet Summit in San Jose, If you have not seen that, you should probably read it first.
A leitmotiv of the conference was:
Moore's Law is dead. All we have left is packaging.
As I said in the final summary paragraph of my earlier post:
The situation today is that single-company multi-chiplet designs are shipping in volume, tentative steps are being made with some chiplets to build ecosystems of partners around them, and the dream of a chiplet store is sufficiently far off as to remain a dream for the time being.
Today, I want to look at the technical issues that will require solutions to be able to do chiplet-based designs with chiplets from multiple companies who did not pre-plan making those specific chiplets work together. The analogy is how you can buy chips from different manufacturers and put them together on a PCB and have a working system, even though the companies that designed the chips never planned that specific system.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
 - MIPI SoundWire I3S Peripheral IP
 - P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
 - LPDDR6/5X/5 Controller IP
 - Post-Quantum ML-KEM IP Core
 
Related Blogs
- Cadence Sets the Gold Standard for UCIe Connectivity at Chiplet Summit '24
 - Industry Leaders Discuss "Overcoming the Challenges of Multi-die Systems Verification"
 - Industry Leaders Discuss "Overcoming the Challenges of Multi-die Systems Verification"
 - Navigating the challenges of manual IP design migrations
 
Latest Blogs
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
 - Efficiency Defines The Future Of Data Movement
 - Why Standard-Cell Architecture Matters for Adaptable ASIC Designs
 - ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
 - Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production