Chip Dis-integration
June 28, 2018
I was asked the following question recently.
No longer are we seeing increasing amounts of functionality being crammed into chips, except under very special circumstances. Chips today are trending towards the leaner side. Is this only when power is a primary concern? Does this apply to all technology nodes or only to larger ones? What about pins – I/O has often been the limiter. What impact will this have on IP? Will this derail any notion of chip lets? Does it impact EDA tools?
So here are my observations and opinions.
To read the full article, click here
Related Blogs
- EDA revenues head downhill faster ... but wait!
- How To Be A Chip CEO By Pasquale Pistorio
- ARM 1176 in IBM SOI process demonstrates a cell-based flow
- Open-Silicon adds Silicon Logic Engineering - for a good reason
Latest Blogs
- Why What Where DIFI and the new version 1.3
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware