Open-Silicon adds Silicon Logic Engineering - for a good reason
SoC design practice has changed profoundly in recent years. While EDA vendors, IP suppliers, and the marketing departments at FPGA companies seem to think that every new SoC requires a $250 M start-from-zeros design effort, in fact SoC design has bifurcated into two distinct flows. One flow creates a platform design: a completely new SoC to serve a new application. That effort really does start from nearly scratch, and it requires an increasing wealth in people, time, and money. The other flow modifies the platform slightly to create a derivative design. The derivative flow exploits the platform as much as possible, sometimes just replacing one block in the physical design without changing the rest of the chip at all. Consequently, a derivative design may only require a dozen engineers and a couple of million dollars.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related Blogs
- The silicon behind Android
- Fab allocation back on the agenda
- Bringing MEMS and asynchronous logic into an SoC design flow
- What's happening on the 450mm wafer front?
Latest Blogs
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
- The Role of GPU in AI: Tech Impact & Imagination Technologies
- Time-of-Flight Decoding with Tensilica Vision DSPs - AI's Role in ToF Decoding
- Synopsys Expands Collaboration with Arm to Accelerate the Automotive Industry’s Transformation to Software-Defined Vehicles
- Deep Robotics and Arm Power the Future of Autonomous Mobility