CCIX Update: TSMC, Xilinx, Cadence, Arm...and Jasper
November 30, 2017
CCIX (pronounced see-six) is the Cache Coherent Interconnect for Accelerators. I wrote about it in my post CCIX is Pronounced C6 and also when Cadence announced its collaboration with TSMC, Arm and Xilinx in Xilinx/Arm/Cadence/TSMC Announce World's First 7nm CCIX Silicon Demonstrator. There have recently been a couple of updates. First, at Arm TechCon on the foundry afternoon, TSMC, Cadence, Xilinx and Arm all gave some background on their collaboration. Then, at the Jasper User Group (JUG) held recently, Cadence's IP group talked about using formal approaches to verify their implementation of CCIX IP that is inside the demonstrator chip.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for CCIX
- CCIX 1.0 Verification IP
- CCIX 32G Premium Controller with AMBA bridge II
- CCIX 32G Premium Controller II
- Configurable CCIX controllers for CCIX 25G supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications
Related Blogs
- Altera Back to TSMC at 10nm? Xilinx Staying There
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA
- Linux-Based Audio Platform with Cadence Tensilica HiFi 5
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach