CCIX Coherency: Verification Challenges and Approaches
January 25, 2018
Cache coherency is not a new concept. Coherent architectures have existed for many generations of CPU and Interconnect designs. Verifying adherence to coherency rules in SoCs has always been one of the most complex challenges faced by verification engineers. Over the years, it became even more challenging with increasing number of cores in CPU clusters and introduction of the embedded L3 (level 3) cache to the coherent interconnect devices. Advent of inter-chip coherency with the new CCIX (pronounced see-six) protocol elevates this challenge to a whole new level. The basic idea behind CCIX, is to define a single coherent infrastructure for multiple SoCs such CPUs, GPUs, and Accelerators.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for CCIX
- CCIX 1.0 Verification IP
- CCIX 32G Premium Controller with AMBA bridge II
- CCIX 32G Premium Controller II
- Configurable CCIX controllers for CCIX 32G supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications
Related Blogs
- PCIe 6.0 Address Translation Services: Verification Challenges and Strategies
- Randomization considerations for PCIe Integrity and Data Encryption Verification Challenges
- Increased CHI Coherency Verification Challenges
- MIPI UniPro: Major Differentiating Features, Benefits and Verification Challenges
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA