Can Intel Beat TSMC?
On Nov 21, 2013 Intel CEO Brian Krzanich, in the company Investor Meeting, presented company expansion focused on a foundry plan. “You will see us focusing on a broader set of customers,” said Krzanich. “If somebody can use our silicon, and make computing better, than we want it to run better on Intel. It’s inclusive, it’s all-inclusive,” Krzanich added, as covered by Barron's blog Intel: Competitors Have Given Up ‘Scaling’ Advantage in Moore’s Law
Intel clearly believes that it can beat the pure play foundries by an ongoing reduction of transistor cost while improving performance and power with dimensional scaling – essentially maintaining the trend of Moore's law just as in the past. Intel will “not take our foot off the pedal” of process technology, Krzanich explained, and he expects the company to be making parts as small as 10 nanometers in transistor size by 2015, versus today’s 22 nanometer parts. He was followed by Bill Holt, Intel’s EVP and head of semiconductor manufacturing, showing the following slide describing Intel expectations to drive down the cost per transistor.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Can Intel Catch TSMC?
- BDTI unveils FPGA C-synthesis certification: Can C beat RTL?
- ARM and TSMC Beat Revenue Expectations Signaling Strength in a Weakening Economy?
- Altera, Intel, TSMC, ARM: the Plot Thickens
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?