Popular CAN Bus Controller Core Passes Another Rigorous Plugfest
Our colleagues from Fraunhofer IPMS recently participated in the latest CAN XL bus plugfest sponsored by the CAN in Automation (CiA) organization.
This was one of several CiA plugfests our CAN-CTRL IP core has been tested in since its release in 2014. These plugfests are an opportunity for multiple companies to gather and test how well their products work together in a simulation of the real world. Each developer of course builds to and validates against the formal protocol specification and extensively tests their own systems “in the lab,” but the plugfest’s interoperability conditions of multiple products from different sources trying to work well together can’t otherwise be easily replicated.
The April CAN XL Plugfest brought together bus controller and PHY products from Bosch, Kvaser, NXP, Vector, and other firms. These included early versions of CAN XL Signal-Improvement Capability (SIC) transceivers required to reach CAN XL’s potential data rate of 20 MBbit/s. Fraunhofer provided an FPGA board implementing the CAN-CTRL Bus Controller, CAN -SEC security accelerator, and other IP cores, managed by the EMSA5-FS RISC-V Functional Safety Processor.
Related Semiconductor IP
- Configurable CAN Bus Controller with Flexible Data-Rate
- Configurable CAN Bus Controller IP with Flexible Data-Rate
- Configurable CAN Bus Controller
- CAN Bus Controller with Message Filter (Mailbox concept)
- CAN Bus Controller with Message Filter (configurable)
Related Blogs
- Fraunhofer/CAST CAN XL IP Core Succeeds in First Multi-Vendor Plugfest
- Can we really find a way to speed-up Processor & DSP core designs?
- Rambus CSI-2 Tx Controller Core is ISO-26262 Certified
- Revolutionizing Automotive Communication: Exploring CAN XL Bus IP and Arasan's CAN IP Portfolio
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?