Cadence Welcomes VLAB Works
Cadence welcomes VLAB Works, a division of Australian Semiconductor Technology Corporation (ASTC) and a renowned leader in virtual platforms. The VLAB Works team provides an ultra-high-performance Virtual Development Environment (VDE) and an extensive catalog of virtual fast models.
The addition of this highly talented team and technology builds upon the existing multi-year Cadence and ASTC partnership, which integrated VLAB with Cadence's Helium Virtual and Hybrid Studio and Xcelium, Palladium, and Protium platforms. It enhances Cadence's System Verification full flow and further strengthens its capabilities in virtual and hybrid pre-silicon software validation.
OEM and Tier 1 software teams require high-performance virtual platforms, and VLAB's industry-leading multi-threaded virtual models will significantly help our joint customers accelerate the development of their next-generation automotive software stack. The VLAB virtual platform natively connects to Palladium and Protium engines, creating a high-performance hybrid emulation environment and combining the performance of virtual models with the cycle-accuracy of emulators. VLAB VDEs are available on desktop, server, or cloud environments, across a range of target-specific embedded architectures, and are already deployed at many leading automotive OEMs and Tier 1 customers.
We're excited to welcome the entire VLAB Works team to Cadence!
Related Semiconductor IP
- MIPI SoundWire I3S Peripheral IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
Related Blogs
- Get a Glimpse at New Ethernet Standards in the Works
- Cadence IP for USB Works over Type-C (Proof Inside)
- Cadence IP for USB Works over Type-C (Proof Inside)
- Arm SystemReady - where software just works across a diverse ecosystem
Latest Blogs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained