Get a Glimpse at New Ethernet Standards in the Works
January 26, 2015
I attended the IEEE 802.3 meeting in Atlanta last week. I have blogged about Ethernet standards-making meetings before and I thought I should post an update on how things have progressed. Cadence has a comprehensive design and verification IP portfolio for Ethernet, and we strive to keep it aligned to the current standards.
To read the full article, click here
Related Semiconductor IP
- 100 G Ethernet MAC & PCS IP Core
- Ethernet 10/100 MAC
- 1G/40G/100G/200G/800G Ethernet Controller - Enables accurate validation of Ethernet protocols across speeds
- Simulation VIP for Ethernet up to 800G
- Simulation VIP for Ethernet TSN
Related Blogs
- Charting a Productive New Course for AI in Chip Design
- AI Is Driving a New Frontier in Chip Design
- FPGA Chiplets Get a Power and Cost Makeover Thanks to New Partnership
- Living on the Smart Edge: reflecting on a great year at Ceva
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA