array:1 [
"results" => array:3 [0 => array:8 [
"facet_counts" => array:6 [0 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 6
"highlighted" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"value" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
]
]
"field_name" => "provider.object"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
1 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "TSMC"
"value" => "TSMC"
]
]
"field_name" => "asic.foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
2 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "TSMC_280"
"value" => "TSMC_280"
]
]
"field_name" => "asic.foundry_node"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
3 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "280_TSMC"
"value" => "280_TSMC"
]
]
"field_name" => "asic.node_foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
4 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "280"
"value" => "280"
]
]
"field_name" => "asic.node"
"sampled" => false
"stats" => array:5 [
"avg" => 280.0
"max" => 280.0
"min" => 280.0
"sum" => 840.0
"total_values" => 1]
]
5 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 6
"highlighted" => "sip"
"value" => "sip"
]
]
"field_name" => "productTypes"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
]
"found" => 6
"hits" => array:6 [0 => array:5 [
"document" => array:48 [
"asic.foundry" => array:1 [0 => "TSMC"
]
"asic.foundry_node" => array:1 [0 => "TSMC_280"
]
"asic.foundry_node_process" => array:1 [0 => "TSMC_280_HPCP"
]
"asic.node" => array:1 [0 => 280]
"asic.node_foundry" => array:1 [0 => "280_TSMC"
]
"blockdiagram" => "/upload/catalog/product/blockdiagram/23414/icon_2025-07-21-173856-687e5f82d95ff.png.webp"
"category.id" => array:1 [0 => 474]
"category.name" => array:1 [0 => "General-Purpose I/O (GPIO) IP"
]
"category.slug" => []
"created_at" => 1753112450
"id" => "23414"
"keyfeatures" => """
<ul>\r\n\t<li>Overvoltage tolerant design </li>\r\n\t<li>Core domain isolation </li>\r\n\t<li>Compatible with TSMC I/O ring </li>\r\n\t<li>Vertical and horizontal orientation </li>\r\n\t<li>Temp range -40°C to 125°C TJ </li>\r\n\t<li>100kΩ pullup/pulldown </li>\r\n\t<li>Integrated 2kV HBM ESD </li>\r\n\t<li>Programmable slope control </li>\r\n\t<li>0.9V digital interface </li>\r\n\t<li>Bias generation circuit can be shared over multiple I/O instances</li>\r\n</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "OVT, overvoltage, I/O, IO"
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>The 1.2V Thin Gate GPIO is an IP macro for on-chip integration. It is a 1.2V general purpose I/O that does not rely on thick-gate devices. Only thin-gate, 0.9V capable core MOS devices are used in the design.</p>\r\n\r\n<p>Supported features include core isolation, programmable slew rate compensation, programmable drive strength, input/output enable, pull select and pull enable. Extra features such as programmable hysteresis can be supported upon request.</p>\r\n\r\n<p>The 1.2V Thin Gate GPIO targets radiation hard applications or other applications prohibiting the use of thick gate I/O devices. By default, a 2kV HBM ESD protection is included. This is however easily scaled to any desired level. This specific IP macro is designed in TSMC 28nm RF HPC+, and can be ported to other technologies upon request using Sofics inhouse design tool flow.</p>\r\n\r\n<p><strong>Physical implementation </strong></p>\r\n\r\n<ul>\r\n\t<li>TSMC 28nm RF HPC+ 1P9M </li>\r\n\t<li>No thick gate devices, MIM cap or STI required </li>\r\n\t<li>Pad size 70um x 70um</li>\r\n</ul>
"""
"overview_cn" => ""
"partnumber" => "1.2V Capable GPIO on TSMC 28nm RF HPC+"
"priority" => 19
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n\t<li>The 1.2V Thin Gate GPIO is an IP macro for on-chip integration. It is a 1.2V general purpose I/O that does not rely on thick-gate devices. Only thin-gate, 0.9V capable core MOS devices are used in the design.</li>\r\n\t<li>Supported features include core isolation, programmable slew rate compensation, programmable drive strength, input/output enable, pull select and pull enable. Extra features such as programmable hysteresis can be supported upon request.</li>\r\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+"
"shortdescription_cn" => ""
"slug" => "1-2v-thin-oxide-gpio-on-tsmc-28nm-rf-hpc"
"sortable_id" => 23414
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 474]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "1.2V Capable GPIO on TSMC 28nm RF HPC+ Thin Oxide Sofics"
"text_low_priority" => """
The 1.2V Thin Gate GPIO is an IP macro for on-chip integration. It a general purpose I/O that does not rely on thick-gate devices. Only thin-gate 0.9V capable core MOS devices are used in the design.\r\n\r\nSupported features include isolation programmable slew rate compensation drive strength input/output enable pull select and enable. Extra such as hysteresis can be supported upon request.\r\n\r\nThe targets radiation hard applications or other prohibiting use of thick gate By default 2kV HBM ESD protection included. This however easily scaled to any desired level. specific designed TSMC 28nm RF HPC+ ported technologies request using Sofics inhouse design tool flow.\r\n\r\nPhysical implementation \r\n\r\n\r\n\tTSMC 1P9M \r\n\tNo MIM cap STI required \r\n\tPad size 70um x 70um\r\n\r\n\tOvervoltage tolerant design \r\n\tCore domain isolation \r\n\tCompatible with ring \r\n\tVertical horizontal orientation \r\n\tTemp range -40°C 125°C TJ \r\n\t100kΩ pullup/pulldown \r\n\tIntegrated ESD \r\n\tProgrammable slope control \r\n\t0.9V digital interface \r\n\tBias generation circuit shared over multiple instances\r\n
"""
"text_medium_priority" => "OVT overvoltage I/O IO"
"updated_at" => 1753112613]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF HPC+ Thin Oxide <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "ported technologies request using <mark>Sofics</mark> inhouse design tool flow.\r"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF HPC+ Thin Oxide <mark>Sofics</mark>"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "ported technologies request using <mark>Sofics</mark> inhouse design tool flow.\r"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
1 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => ""
"category.id" => array:1 [0 => 475]
"category.name" => array:1 [0 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1743239571
"id" => "22529"
"keyfeatures" => ""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p><strong>Scalable on-chip HBM (MM) levels</strong></p>\r\n\r\n<p>Some applications need higher ESD robustness levels. For instance: 4kV HBM for IoT, or 8kV for HDMI (or DisplayPort) pins are fairly common specifications. Sofics’ solutions can be scaled to any level – from 1kV or 2kV HBM to 8kV and higher – for one pin, or for full chip. And the same goes for MM – should your application require this spec. Note that in some cases we can scale down as well: to 100V HBM in combination with extremely low capacitance (smaller then 10fF) requirements for instance.</p>\r\n\r\n<p><strong>Higher on-chip CDM levels</strong></p>\r\n\r\n<p>CDM is the most important ESD reliability specification, but also the most difficult to reach and to predict. Sofics’ dedicated design approach, based on VF-TLP (very fast Transmission Line Pulser), helps to make CDM more predictable and to achieve the desired levels. A lot of parameters influence the end results (such as die size, package size, air humidity, test (method) used etc.).</p>\r\n\r\n<p><strong>Meeting system level ESD on-chip</strong></p>\r\n\r\n<p>A lot of the innovative systems target low-cost and mobile applications – and also this relates to ESD. To reduce the system size and the bill of materials, system designers remove board level ESD protection from the mini-Printed Circuit Boards (PCB). 20 years ago, such Transient Voltage Suppressor (TVS) devices were added to protect ICs against ESD stress during the actual use of products. Without such TVS protection and due to the shorter PCB traces ICs are now more severely stressed under ESD test events like IEC 61000-4-2. Moreover, the probability of ESD stress is much higher in mobile systems as they are operated in harsh environments.</p>\r\n\r\n<p><strong>EOS protection</strong></p>\r\n\r\n<p>For a timing controller IC, designed in a 0.13um CMOS process, an EOS specification was given: passing 17V on the IEC-61000-4-5 test. Sofics engineers developed a calculation algorithm to make the result predictable and optimized the I/O’s to reach 17V compliance. The resulting product passed the required level first time right, and the customer was able to scale subsequent ICs to any new, desired level.</p>\r\n\r\n<p><strong>Radiation</strong></p>\r\n\r\n<p>SEL (Single Event Latchup) can cause upset in systems in high radiation fields. Aerospace is one typical application, but other examples may include particle detectors/accelerators or even nuclear applications. Sofics gained a strong reputation in the field, with customers in a wide variety of applications, developing ICs in often advanced CMOS technologies.</p>
"""
"overview_cn" => ""
"partnumber" => "TakeCharge"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => ""
"seofeatures_cn" => ""
"shortdescription" => "On-chip ESD/EOS/Latch up protection for advanced and low voltage processes"
"shortdescription_cn" => ""
"slug" => "on-chip-esd-eos-latch-up-protection-for-advanced-and-low-voltage-processes-ip"
"sortable_id" => 22529
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "TakeCharge On-chip ESD/EOS/Latch up protection for advanced and low voltage processes Sofics"
"text_low_priority" => """
Scalable on-chip HBM (MM) levels\r\n\r\nSome applications need higher ESD robustness levels. For instance: 4kV for IoT or 8kV HDMI (or DisplayPort) pins are fairly common specifications. Sofics’ solutions can be scaled to any level – from 1kV 2kV and one pin full chip. And the same goes MM should your application require this spec. Note that in some cases we scale down as well: 100V combination with extremely low capacitance (smaller then 10fF) requirements instance.\r\n\r\nHigher CDM levels\r\n\r\nCDM is most important reliability specification but also difficult reach predict. dedicated design approach based on VF-TLP (very fast Transmission Line Pulser) helps make more predictable achieve desired A lot of parameters influence end results (such die size package air humidity test (method) used etc.).\r\n\r\nMeeting system on-chip\r\n\r\nA innovative systems target low-cost mobile relates ESD. To reduce bill materials designers remove board protection mini-Printed Circuit Boards (PCB). 20 years ago such Transient Voltage Suppressor (TVS) devices were added protect ICs against stress during actual use products. Without TVS due shorter PCB traces now severely stressed under events like IEC 61000-4-2. Moreover probability much they operated harsh environments.\r\n\r\nEOS protection\r\n\r\nFor a timing controller IC designed 0.13um CMOS process an EOS was given: passing 17V IEC-61000-4-5 test. Sofics engineers developed calculation algorithm result optimized I/O’s compliance. The resulting product passed required first time right customer able subsequent new level.\r\n\r\nRadiation\r\n\r\nSEL (Single Event Latchup) cause upset high radiation fields. Aerospace typical other examples may include particle detectors/accelerators even nuclear applications. gained strong reputation field customers wide variety developing often advanced technologies.
"""
"text_medium_priority" => ""
"updated_at" => 1743239571]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "TakeCharge On-chip ESD/EOS/Latch up protection for advanced and low voltage processes <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "are fairly common specifications. <mark>Sofics</mark>’ solutions can be scaled"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "are fairly common specifications. <mark>Sofics</mark>’ solutions can be scaled"
]
1 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "TakeCharge On-chip ESD/EOS/Latch up protection for advanced and low voltage processes <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
2 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => ""
"category.id" => array:1 [0 => 475]
"category.name" => array:1 [0 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1743239221
"id" => "22528"
"keyfeatures" => ""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p><strong>Design cost reduction</strong></p>\r\n\r\n<p>Designing ESD protection can be very costly: frequently many test structures are required, analysis needs to be done, IP positions need to be checked and respected…. Sofics has a wide range of solutions, for a wide range of applications, silicon proven in a wide range of processes. As an IP provider, we can distribute the ESD design cost over many different customers, lowering the cost for everyone.</p>\r\n\r\n<p><strong>Mask cost reduction</strong></p>\r\n\r\n<p>Nowhere the task of selecting the optimal, minimal mask set is more challenging than in BCD processes. Often a large variety of options are available. So far, Sofics always succeeded in creating protection using only the masks available for the functional elements of the IC.</p>\r\n\r\n<p><strong>Manufacturing cost reduction</strong></p>\r\n\r\n<p>In one example, a customer had a working product (an LCD driver), but the ESD protection consumed too much area. Sofics optimized the diode size and layout, reduced the I/O bus scheme and area, designed a new Sofics power clamp, and worked out a calculation sheet to determine optimum power clamp placement. This resulted in a 25% I/O size reduction, and an overall die area reduction of more than 12%, significantly cutting the product’s manufacturing cost. Since the Sofics engagement the customer has been able to make consistently smaller I/O’s and power cells, and has reduced the power clamp repetition rate. These enhancements lead to smaller and hence cheaper product dies. The customer has been rewarded with significantly increased competitiveness and a bigger market share.</p>\r\n\r\n<p><strong>Speed up time-to-market</strong></p>\r\n\r\n<p>Designing ESD protection can be very time consuming: often at least one silicon run is required, often setting back the IC design for a couple of months. Sofics has a wide range of solutions, for a wide range of applications, silicon proven in a wide range of processes, readily available at your fingertips.</p>\r\n\r\n<p><strong>Risk reduction</strong></p>\r\n\r\n<p>Typical ICs designed in high voltage or BCD processes end up in harsh to very harsh environments, such as automotive or industrial applications. Robustness requirements reach far beyond merely ESD specifications. Sofics’ approach with PowerQubic is to anticipate as much as possible the interaction of specifications and protection structures against the myriad of electrical hazards – optimizing for overall robustness..</p>\r\n\r\n<p><strong>Proven portability</strong></p>\r\n\r\n<p>BCD processes are all very different, and portability for one process or process generation to the next can trigger the need for a series of test chips in order to investigate process properties during various disturbances. Sofics has developed work-arounds enabling ESD protection for high voltage pins, often without the need for a test chip. In one example, a product IC was protected up to 4kV HBM and 200V MM in an untested 0.18um BCD process. The holding voltage of the protection was designed and delivered at 28V, well above the required 24V.</p>
"""
"overview_cn" => ""
"partnumber" => "PowerQubic"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => ""
"seofeatures_cn" => ""
"shortdescription" => "On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes"
"shortdescription_cn" => ""
"slug" => "on-chip-esd-eos-latch-up-emc-protection-for-high-voltage-and-bcd-processes-ip"
"sortable_id" => 22528
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "PowerQubic On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes Sofics"
"text_low_priority" => """
Design cost reduction\r\n\r\nDesigning ESD protection can be very costly: frequently many test structures are required analysis needs to done IP positions need checked and respected…. Sofics has a wide range of solutions for applications silicon proven in processes. As an provider we distribute the design over different customers lowering everyone.\r\n\r\nMask reduction\r\n\r\nNowhere task selecting optimal minimal mask set is more challenging than BCD Often large variety options available. So far always succeeded creating using only masks available functional elements IC.\r\n\r\nManufacturing reduction\r\n\r\nIn one example customer had working product (an LCD driver) but consumed too much area. optimized diode size layout reduced I/O bus scheme area designed new power clamp worked out calculation sheet determine optimum placement. This resulted 25% reduction overall die 12% significantly cutting product’s manufacturing cost. Since engagement been able make consistently smaller I/O’s cells repetition rate. These enhancements lead hence cheaper dies. The rewarded with increased competitiveness bigger market share.\r\n\r\nSpeed up time-to-market\r\n\r\nDesigning time consuming: often at least run setting back IC couple months. processes readily your fingertips.\r\n\r\nRisk reduction\r\n\r\nTypical ICs high voltage or end harsh environments such as automotive industrial applications. Robustness requirements reach beyond merely specifications. Sofics’ approach PowerQubic anticipate possible interaction specifications against myriad electrical hazards – optimizing robustness..\r\n\r\nProven portability\r\n\r\nBCD all portability process generation next trigger series chips order investigate properties during various disturbances. developed work-arounds enabling pins without chip. In was protected 4kV HBM 200V MM untested 0.18um process. holding delivered 28V well above 24V.
"""
"text_medium_priority" => ""
"updated_at" => 1743239221]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PowerQubic On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "need checked and respected…. <mark>Sofics</mark> has a wide range"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "need checked and respected…. <mark>Sofics</mark> has a wide range"
]
1 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PowerQubic On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
3 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => ""
"category.id" => array:1 [0 => 475]
"category.name" => array:1 [0 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1743239024
"id" => "22527"
"keyfeatures" => ""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>PhyStar® <strong>robust circuit and interface solutions</strong>, including custom digital I/O’s, circuits that handle transient disturbances (e.g. to provide antenna clipping or POR), as well as automotive standard PHYs (e.g. a full LIN PHY with integrated ESD, EOS and EMC robustness).</p>\r\n\r\n<p><strong>Higher integration</strong></p>\r\n\r\n<p>Overall robustness and cost optimization can be driven further by a higher level of solution integration. Sofics’ design team is ready to enhance the functionality of IP blocks with diverse and/or aggressive ESD/EMC/EOS requirements. In one example, a set of I/O’s with increased HBM performance (4 kV HBM) were created. This allowed the customer to focus on their core circuitry, while Sofics designed the pad ring, allowing a shorter design time for the overall product. The I/O library contained digital and several analog I/O’s, including a high voltage pad – with tolerance for high positive and negative voltages (upto +-6V in a 2.5V domain). Also included was the power ESD power protection, busses and filler cells. The fact that Sofics could act as a one-stop-shop by delivering the entire robust pad ring removed much of the integration overhead, and lowered overall costs significantly.</p>\r\n\r\n<p><strong>Mask cost reduction</strong></p>\r\n\r\n<p>As in all Sofics’ solutions, we strive for a minimal mask set to meet all requirements. In one example, we delivered digital IO’s for 1.8V-3.6V domain using 5V transistors – as was the customers request.</p>
"""
"overview_cn" => ""
"partnumber" => "PhyStar"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => ""
"seofeatures_cn" => ""
"shortdescription" => "Robust circuit and interface solutions"
"shortdescription_cn" => ""
"slug" => "robust-circuit-and-interface-solutions-ip"
"sortable_id" => 22527
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "PhyStar Robust circuit and interface solutions Sofics"
"text_low_priority" => """
PhyStar® robust circuit and interface solutions including custom digital I/O’s circuits that handle transient disturbances (e.g. to provide antenna clipping or POR) as well automotive standard PHYs a full LIN PHY with integrated ESD EOS EMC robustness).\r\n\r\nHigher integration\r\n\r\nOverall robustness cost optimization can be driven further by higher level of solution integration. Sofics’ design team is ready enhance the functionality IP blocks diverse and/or aggressive ESD/EMC/EOS requirements. In one example set increased HBM performance (4 kV HBM) were created. This allowed customer focus on their core circuitry while Sofics designed pad ring allowing shorter time for overall product. The I/O library contained several analog high voltage – tolerance positive negative voltages (upto +-6V in 2.5V domain). Also included was power protection busses filler cells. fact could act one-stop-shop delivering entire robust removed much integration overhead lowered costs significantly.\r\n\r\nMask reduction\r\n\r\nAs all we strive minimal mask meet delivered IO’s 1.8V-3.6V domain using 5V transistors customers request.
"""
"text_medium_priority" => ""
"updated_at" => 1743239024]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PhyStar Robust circuit and interface solutions <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "level of solution integration. <mark>Sofics</mark>’ design team is ready"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "level of solution integration. <mark>Sofics</mark>’ design team is ready"
]
1 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PhyStar Robust circuit and interface solutions <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
4 => array:5 [
"document" => array:48 [
"asic.foundry" => array:1 [0 => "TSMC"
]
"asic.foundry_node" => array:1 [0 => "TSMC_280"
]
"asic.foundry_node_process" => array:1 [0 => "TSMC_280_HPCP"
]
"asic.node" => array:1 [0 => 280]
"asic.node_foundry" => array:1 [0 => "280_TSMC"
]
"blockdiagram" => "/upload/catalog/product/blockdiagram/19339/icon_2025-07-21-173015-687e5d8956597.png.webp"
"category.id" => array:2 [0 => 4741 => 475]
"category.name" => array:2 [0 => "General-Purpose I/O (GPIO) IP"
1 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1723481326
"id" => "19339"
"keyfeatures" => """
<ul>\r\n\t<li>Overvoltage tolerant design </li>\r\n\t<li>Deep N-Well </li>\r\n\t<li>Core domain isolation </li>\r\n\t<li>Vertical orientation </li>\r\n\t<li>Temp range -40°C to 125°C TJ </li>\r\n\t<li>50kΩ pullup/pulldown </li>\r\n\t<li>Integrated 2kV HBM ESD </li>\r\n\t<li>5A of CDM current </li>\r\n\t<li>0.75V digital interface at the core side </li>\r\n\t<li>Bias generation circuit can be shared over multiple I/O instances</li>\r\n</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "OVT, overvoltage, I/O, IO"
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>The 1.8V capable GPIO is an IP macro for on-chip integration. It is a 1.8V general purpose I/O built with a stack of 1.2V MOS FINFET devices. It is controlled by 0.75V (core) signals.</p>\r\n\r\n<p>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</p>\r\n\r\n<p>By default, a 2kV HBM ESD protection is included. This is however easily scaled to any desired level. This specific IP macro is designed in Samsung 4nm FINFET, and can be ported to other technologies upon request using Sofics inhouse design tool flow.</p>
"""
"overview_cn" => ""
"partnumber" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET"
"priority" => 19
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 1753109520
"seofeatures" => """
<ul>\r\n\t<li>The 1.8V capable GPIO is an IP macro for on-chip integration. It is a 1.8V general purpose I/O built with a stack of 1.2V MOS FINFET devices. It is controlled by 0.75V (core) signals.</li>\r\n\t<li>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</li>\r\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET"
"shortdescription_cn" => ""
"slug" => "1-8v-capable-gpio-on-samsung-foundry-4nm-finfet"
"sortable_id" => 19339
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:2 [0 => 4741 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET Sofics"
"text_low_priority" => """
The 1.8V capable GPIO is an IP macro for on-chip integration. It a general purpose I/O built with stack of 1.2V MOS FINFET devices. controlled by 0.75V (core) signals.\r\n\r\nSupported features include core isolation output enable and pull enable. Extra such as input enable/disable programmable drive strength select can be supported upon request.\r\n\r\nBy default 2kV HBM ESD protection included. This however easily scaled to any desired level. specific designed in Samsung 4nm ported other technologies request using Sofics inhouse design tool flow. \r\n\tOvervoltage tolerant design \r\n\tDeep N-Well \r\n\tCore domain isolation \r\n\tVertical orientation \r\n\tTemp range -40°C 125°C TJ \r\n\t50kΩ pullup/pulldown \r\n\tIntegrated ESD \r\n\t5A CDM current \r\n\t0.75V digital interface at the side \r\n\tBias generation circuit shared over multiple instances\r\n
"""
"text_medium_priority" => "OVT overvoltage I/O IO"
"updated_at" => 1753112450]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "other technologies request using <mark>Sofics</mark> inhouse design tool flow."
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET <mark>Sofics</mark>"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "other technologies request using <mark>Sofics</mark> inhouse design tool flow."
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
5 => array:5 [
"document" => array:48 [
"asic.foundry" => array:1 [0 => "TSMC"
]
"asic.foundry_node" => array:1 [0 => "TSMC_280"
]
"asic.foundry_node_process" => array:1 [0 => "TSMC_280_HPCP"
]
"asic.node" => array:1 [0 => 280]
"asic.node_foundry" => array:1 [0 => "280_TSMC"
]
"blockdiagram" => "/upload/catalog/product/blockdiagram/23415/icon_2025-07-21-174220-687e601a5166b.png.webp"
"category.id" => array:1 [0 => 474]
"category.name" => array:1 [0 => "General-Purpose I/O (GPIO) IP"
]
"category.slug" => []
"created_at" => 1753112602
"id" => "23415"
"keyfeatures" => """
<ul>\r\n\t<li>Overvoltage tolerant design </li>\r\n\t<li>Deep N-Well </li>\r\n\t<li>DFM rules for manufacturing </li>\r\n\t<li>Core domain isolation </li>\r\n\t<li>Compatible with TSMC I/O ring </li>\r\n\t<li>Horizontal orientation </li>\r\n\t<li>Temp range -40°C to 125°C TJ </li>\r\n\t<li>50kΩ pullup/pulldown </li>\r\n\t<li>Integrated 2kV HBM ESD </li>\r\n\t<li>0.9V digital interface at the core side </li>\r\n\t<li>Bias generation circuit can be shared over multiple I/O instances</li>\r\n</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "OVT, overvoltage, I/O, IO"
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>The 3.3V capable GPIO is an IP macro for on-chip integration. It is a 3.3V general purpose I/O built with a stack of 1.8V thick oxide MOS devices. It is controlled by 0.9V (core) signals.</p>\r\n\r\n<p>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</p>\r\n\r\n<p>By default, a 2kV HBM ESD protection is included. This is however easily scaled to any desired level. This specific IP macro is designed in TSMC 28nm RF HPC+ MMWave, and can be ported to other technologies upon request using inhouse design tool flow.</p>
"""
"overview_cn" => ""
"partnumber" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V Capable GPIO on TSMC 28nm RF HPC++"
"priority" => 19
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n\t<li>The 3.3V capable GPIO is an IP macro for on-chip integration. It is a 3.3V general purpose I/O built with a stack of 1.8V thick oxide MOS devices. It is controlled by 0.9V (core) signals.</li>\r\n\t<li>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</li>\r\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "3.3V Capable GPIO on TSMC 28nm RF HPC+"
"shortdescription_cn" => ""
"slug" => "3-3v-capable-gpio-on-tsmc-28nm-rf-hpc-ip"
"sortable_id" => 23415
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 474]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V HPC++ HPC+ Sofics"
"text_low_priority" => """
The 3.3V capable GPIO is an IP macro for on-chip integration. It a general purpose I/O built with stack of 1.8V thick oxide MOS devices. controlled by 0.9V (core) signals.\r\n\r\nSupported features include core isolation output enable and pull enable. Extra such as input enable/disable programmable drive strength select can be supported upon request.\r\n\r\nBy default 2kV HBM ESD protection included. This however easily scaled to any desired level. specific designed in TSMC 28nm RF HPC+ MMWave ported other technologies request using inhouse design tool flow. \r\n\tOvervoltage tolerant design \r\n\tDeep N-Well \r\n\tDFM rules manufacturing \r\n\tCore domain isolation \r\n\tCompatible ring \r\n\tHorizontal orientation \r\n\tTemp range -40°C 125°C TJ \r\n\t50kΩ pullup/pulldown \r\n\tIntegrated ESD \r\n\t0.9V digital interface at the side \r\n\tBias generation circuit shared over multiple instances\r\n
"""
"text_medium_priority" => "OVT overvoltage I/O IO"
"updated_at" => 1753112602]
"highlight" => array:1 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V HPC++ HPC+ <mark>Sofics</mark>"
]
]
"highlights" => array:1 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V HPC++ HPC+ <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412225
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 1
"num_tokens_dropped" => 0
"score" => "610246614239412225"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
]
"out_of" => 18250
"page" => 1
"request_params" => array:4 [
"collection_name" => "product_semiiphub"
"first_q" => "Sofics"
"per_page" => 10
"q" => "Sofics"
]
"search_cutoff" => false
"search_time_ms" => 1]
1 => array:8 [
"facet_counts" => array:6 [0 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 6
"highlighted" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"value" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
]
]
"field_name" => "provider.object"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
1 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "TSMC"
"value" => "TSMC"
]
]
"field_name" => "asic.foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
2 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "TSMC_280"
"value" => "TSMC_280"
]
]
"field_name" => "asic.foundry_node"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
3 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "280_TSMC"
"value" => "280_TSMC"
]
]
"field_name" => "asic.node_foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
4 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "280"
"value" => "280"
]
]
"field_name" => "asic.node"
"sampled" => false
"stats" => array:5 [
"avg" => 280.0
"max" => 280.0
"min" => 280.0
"sum" => 840.0
"total_values" => 1]
]
5 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 6
"highlighted" => "sip"
"value" => "sip"
]
]
"field_name" => "productTypes"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
]
"found" => 6
"hits" => array:6 [0 => array:5 [
"document" => array:48 [
"asic.foundry" => array:1 [0 => "TSMC"
]
"asic.foundry_node" => array:1 [0 => "TSMC_280"
]
"asic.foundry_node_process" => array:1 [0 => "TSMC_280_HPCP"
]
"asic.node" => array:1 [0 => 280]
"asic.node_foundry" => array:1 [0 => "280_TSMC"
]
"blockdiagram" => "/upload/catalog/product/blockdiagram/23414/icon_2025-07-21-173856-687e5f82d95ff.png.webp"
"category.id" => array:1 [0 => 474]
"category.name" => array:1 [0 => "General-Purpose I/O (GPIO) IP"
]
"category.slug" => []
"created_at" => 1753112450
"id" => "23414"
"keyfeatures" => """
<ul>\r\n\t<li>Overvoltage tolerant design </li>\r\n\t<li>Core domain isolation </li>\r\n\t<li>Compatible with TSMC I/O ring </li>\r\n\t<li>Vertical and horizontal orientation </li>\r\n\t<li>Temp range -40°C to 125°C TJ </li>\r\n\t<li>100kΩ pullup/pulldown </li>\r\n\t<li>Integrated 2kV HBM ESD </li>\r\n\t<li>Programmable slope control </li>\r\n\t<li>0.9V digital interface </li>\r\n\t<li>Bias generation circuit can be shared over multiple I/O instances</li>\r\n</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "OVT, overvoltage, I/O, IO"
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>The 1.2V Thin Gate GPIO is an IP macro for on-chip integration. It is a 1.2V general purpose I/O that does not rely on thick-gate devices. Only thin-gate, 0.9V capable core MOS devices are used in the design.</p>\r\n\r\n<p>Supported features include core isolation, programmable slew rate compensation, programmable drive strength, input/output enable, pull select and pull enable. Extra features such as programmable hysteresis can be supported upon request.</p>\r\n\r\n<p>The 1.2V Thin Gate GPIO targets radiation hard applications or other applications prohibiting the use of thick gate I/O devices. By default, a 2kV HBM ESD protection is included. This is however easily scaled to any desired level. This specific IP macro is designed in TSMC 28nm RF HPC+, and can be ported to other technologies upon request using Sofics inhouse design tool flow.</p>\r\n\r\n<p><strong>Physical implementation </strong></p>\r\n\r\n<ul>\r\n\t<li>TSMC 28nm RF HPC+ 1P9M </li>\r\n\t<li>No thick gate devices, MIM cap or STI required </li>\r\n\t<li>Pad size 70um x 70um</li>\r\n</ul>
"""
"overview_cn" => ""
"partnumber" => "1.2V Capable GPIO on TSMC 28nm RF HPC+"
"priority" => 19
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n\t<li>The 1.2V Thin Gate GPIO is an IP macro for on-chip integration. It is a 1.2V general purpose I/O that does not rely on thick-gate devices. Only thin-gate, 0.9V capable core MOS devices are used in the design.</li>\r\n\t<li>Supported features include core isolation, programmable slew rate compensation, programmable drive strength, input/output enable, pull select and pull enable. Extra features such as programmable hysteresis can be supported upon request.</li>\r\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+"
"shortdescription_cn" => ""
"slug" => "1-2v-thin-oxide-gpio-on-tsmc-28nm-rf-hpc"
"sortable_id" => 23414
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 474]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "1.2V Capable GPIO on TSMC 28nm RF HPC+ Thin Oxide Sofics"
"text_low_priority" => """
The 1.2V Thin Gate GPIO is an IP macro for on-chip integration. It a general purpose I/O that does not rely on thick-gate devices. Only thin-gate 0.9V capable core MOS devices are used in the design.\r\n\r\nSupported features include isolation programmable slew rate compensation drive strength input/output enable pull select and enable. Extra such as hysteresis can be supported upon request.\r\n\r\nThe targets radiation hard applications or other prohibiting use of thick gate By default 2kV HBM ESD protection included. This however easily scaled to any desired level. specific designed TSMC 28nm RF HPC+ ported technologies request using Sofics inhouse design tool flow.\r\n\r\nPhysical implementation \r\n\r\n\r\n\tTSMC 1P9M \r\n\tNo MIM cap STI required \r\n\tPad size 70um x 70um\r\n\r\n\tOvervoltage tolerant design \r\n\tCore domain isolation \r\n\tCompatible with ring \r\n\tVertical horizontal orientation \r\n\tTemp range -40°C 125°C TJ \r\n\t100kΩ pullup/pulldown \r\n\tIntegrated ESD \r\n\tProgrammable slope control \r\n\t0.9V digital interface \r\n\tBias generation circuit shared over multiple instances\r\n
"""
"text_medium_priority" => "OVT overvoltage I/O IO"
"updated_at" => 1753112613]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF HPC+ Thin Oxide <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "ported technologies request using <mark>Sofics</mark> inhouse design tool flow.\r"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF HPC+ Thin Oxide <mark>Sofics</mark>"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "ported technologies request using <mark>Sofics</mark> inhouse design tool flow.\r"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
1 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => ""
"category.id" => array:1 [0 => 475]
"category.name" => array:1 [0 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1743239571
"id" => "22529"
"keyfeatures" => ""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p><strong>Scalable on-chip HBM (MM) levels</strong></p>\r\n\r\n<p>Some applications need higher ESD robustness levels. For instance: 4kV HBM for IoT, or 8kV for HDMI (or DisplayPort) pins are fairly common specifications. Sofics’ solutions can be scaled to any level – from 1kV or 2kV HBM to 8kV and higher – for one pin, or for full chip. And the same goes for MM – should your application require this spec. Note that in some cases we can scale down as well: to 100V HBM in combination with extremely low capacitance (smaller then 10fF) requirements for instance.</p>\r\n\r\n<p><strong>Higher on-chip CDM levels</strong></p>\r\n\r\n<p>CDM is the most important ESD reliability specification, but also the most difficult to reach and to predict. Sofics’ dedicated design approach, based on VF-TLP (very fast Transmission Line Pulser), helps to make CDM more predictable and to achieve the desired levels. A lot of parameters influence the end results (such as die size, package size, air humidity, test (method) used etc.).</p>\r\n\r\n<p><strong>Meeting system level ESD on-chip</strong></p>\r\n\r\n<p>A lot of the innovative systems target low-cost and mobile applications – and also this relates to ESD. To reduce the system size and the bill of materials, system designers remove board level ESD protection from the mini-Printed Circuit Boards (PCB). 20 years ago, such Transient Voltage Suppressor (TVS) devices were added to protect ICs against ESD stress during the actual use of products. Without such TVS protection and due to the shorter PCB traces ICs are now more severely stressed under ESD test events like IEC 61000-4-2. Moreover, the probability of ESD stress is much higher in mobile systems as they are operated in harsh environments.</p>\r\n\r\n<p><strong>EOS protection</strong></p>\r\n\r\n<p>For a timing controller IC, designed in a 0.13um CMOS process, an EOS specification was given: passing 17V on the IEC-61000-4-5 test. Sofics engineers developed a calculation algorithm to make the result predictable and optimized the I/O’s to reach 17V compliance. The resulting product passed the required level first time right, and the customer was able to scale subsequent ICs to any new, desired level.</p>\r\n\r\n<p><strong>Radiation</strong></p>\r\n\r\n<p>SEL (Single Event Latchup) can cause upset in systems in high radiation fields. Aerospace is one typical application, but other examples may include particle detectors/accelerators or even nuclear applications. Sofics gained a strong reputation in the field, with customers in a wide variety of applications, developing ICs in often advanced CMOS technologies.</p>
"""
"overview_cn" => ""
"partnumber" => "TakeCharge"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => ""
"seofeatures_cn" => ""
"shortdescription" => "On-chip ESD/EOS/Latch up protection for advanced and low voltage processes"
"shortdescription_cn" => ""
"slug" => "on-chip-esd-eos-latch-up-protection-for-advanced-and-low-voltage-processes-ip"
"sortable_id" => 22529
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "TakeCharge On-chip ESD/EOS/Latch up protection for advanced and low voltage processes Sofics"
"text_low_priority" => """
Scalable on-chip HBM (MM) levels\r\n\r\nSome applications need higher ESD robustness levels. For instance: 4kV for IoT or 8kV HDMI (or DisplayPort) pins are fairly common specifications. Sofics’ solutions can be scaled to any level – from 1kV 2kV and one pin full chip. And the same goes MM should your application require this spec. Note that in some cases we scale down as well: 100V combination with extremely low capacitance (smaller then 10fF) requirements instance.\r\n\r\nHigher CDM levels\r\n\r\nCDM is most important reliability specification but also difficult reach predict. dedicated design approach based on VF-TLP (very fast Transmission Line Pulser) helps make more predictable achieve desired A lot of parameters influence end results (such die size package air humidity test (method) used etc.).\r\n\r\nMeeting system on-chip\r\n\r\nA innovative systems target low-cost mobile relates ESD. To reduce bill materials designers remove board protection mini-Printed Circuit Boards (PCB). 20 years ago such Transient Voltage Suppressor (TVS) devices were added protect ICs against stress during actual use products. Without TVS due shorter PCB traces now severely stressed under events like IEC 61000-4-2. Moreover probability much they operated harsh environments.\r\n\r\nEOS protection\r\n\r\nFor a timing controller IC designed 0.13um CMOS process an EOS was given: passing 17V IEC-61000-4-5 test. Sofics engineers developed calculation algorithm result optimized I/O’s compliance. The resulting product passed required first time right customer able subsequent new level.\r\n\r\nRadiation\r\n\r\nSEL (Single Event Latchup) cause upset high radiation fields. Aerospace typical other examples may include particle detectors/accelerators even nuclear applications. gained strong reputation field customers wide variety developing often advanced technologies.
"""
"text_medium_priority" => ""
"updated_at" => 1743239571]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "TakeCharge On-chip ESD/EOS/Latch up protection for advanced and low voltage processes <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "are fairly common specifications. <mark>Sofics</mark>’ solutions can be scaled"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "are fairly common specifications. <mark>Sofics</mark>’ solutions can be scaled"
]
1 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "TakeCharge On-chip ESD/EOS/Latch up protection for advanced and low voltage processes <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
2 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => ""
"category.id" => array:1 [0 => 475]
"category.name" => array:1 [0 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1743239221
"id" => "22528"
"keyfeatures" => ""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p><strong>Design cost reduction</strong></p>\r\n\r\n<p>Designing ESD protection can be very costly: frequently many test structures are required, analysis needs to be done, IP positions need to be checked and respected…. Sofics has a wide range of solutions, for a wide range of applications, silicon proven in a wide range of processes. As an IP provider, we can distribute the ESD design cost over many different customers, lowering the cost for everyone.</p>\r\n\r\n<p><strong>Mask cost reduction</strong></p>\r\n\r\n<p>Nowhere the task of selecting the optimal, minimal mask set is more challenging than in BCD processes. Often a large variety of options are available. So far, Sofics always succeeded in creating protection using only the masks available for the functional elements of the IC.</p>\r\n\r\n<p><strong>Manufacturing cost reduction</strong></p>\r\n\r\n<p>In one example, a customer had a working product (an LCD driver), but the ESD protection consumed too much area. Sofics optimized the diode size and layout, reduced the I/O bus scheme and area, designed a new Sofics power clamp, and worked out a calculation sheet to determine optimum power clamp placement. This resulted in a 25% I/O size reduction, and an overall die area reduction of more than 12%, significantly cutting the product’s manufacturing cost. Since the Sofics engagement the customer has been able to make consistently smaller I/O’s and power cells, and has reduced the power clamp repetition rate. These enhancements lead to smaller and hence cheaper product dies. The customer has been rewarded with significantly increased competitiveness and a bigger market share.</p>\r\n\r\n<p><strong>Speed up time-to-market</strong></p>\r\n\r\n<p>Designing ESD protection can be very time consuming: often at least one silicon run is required, often setting back the IC design for a couple of months. Sofics has a wide range of solutions, for a wide range of applications, silicon proven in a wide range of processes, readily available at your fingertips.</p>\r\n\r\n<p><strong>Risk reduction</strong></p>\r\n\r\n<p>Typical ICs designed in high voltage or BCD processes end up in harsh to very harsh environments, such as automotive or industrial applications. Robustness requirements reach far beyond merely ESD specifications. Sofics’ approach with PowerQubic is to anticipate as much as possible the interaction of specifications and protection structures against the myriad of electrical hazards – optimizing for overall robustness..</p>\r\n\r\n<p><strong>Proven portability</strong></p>\r\n\r\n<p>BCD processes are all very different, and portability for one process or process generation to the next can trigger the need for a series of test chips in order to investigate process properties during various disturbances. Sofics has developed work-arounds enabling ESD protection for high voltage pins, often without the need for a test chip. In one example, a product IC was protected up to 4kV HBM and 200V MM in an untested 0.18um BCD process. The holding voltage of the protection was designed and delivered at 28V, well above the required 24V.</p>
"""
"overview_cn" => ""
"partnumber" => "PowerQubic"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => ""
"seofeatures_cn" => ""
"shortdescription" => "On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes"
"shortdescription_cn" => ""
"slug" => "on-chip-esd-eos-latch-up-emc-protection-for-high-voltage-and-bcd-processes-ip"
"sortable_id" => 22528
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "PowerQubic On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes Sofics"
"text_low_priority" => """
Design cost reduction\r\n\r\nDesigning ESD protection can be very costly: frequently many test structures are required analysis needs to done IP positions need checked and respected…. Sofics has a wide range of solutions for applications silicon proven in processes. As an provider we distribute the design over different customers lowering everyone.\r\n\r\nMask reduction\r\n\r\nNowhere task selecting optimal minimal mask set is more challenging than BCD Often large variety options available. So far always succeeded creating using only masks available functional elements IC.\r\n\r\nManufacturing reduction\r\n\r\nIn one example customer had working product (an LCD driver) but consumed too much area. optimized diode size layout reduced I/O bus scheme area designed new power clamp worked out calculation sheet determine optimum placement. This resulted 25% reduction overall die 12% significantly cutting product’s manufacturing cost. Since engagement been able make consistently smaller I/O’s cells repetition rate. These enhancements lead hence cheaper dies. The rewarded with increased competitiveness bigger market share.\r\n\r\nSpeed up time-to-market\r\n\r\nDesigning time consuming: often at least run setting back IC couple months. processes readily your fingertips.\r\n\r\nRisk reduction\r\n\r\nTypical ICs high voltage or end harsh environments such as automotive industrial applications. Robustness requirements reach beyond merely specifications. Sofics’ approach PowerQubic anticipate possible interaction specifications against myriad electrical hazards – optimizing robustness..\r\n\r\nProven portability\r\n\r\nBCD all portability process generation next trigger series chips order investigate properties during various disturbances. developed work-arounds enabling pins without chip. In was protected 4kV HBM 200V MM untested 0.18um process. holding delivered 28V well above 24V.
"""
"text_medium_priority" => ""
"updated_at" => 1743239221]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PowerQubic On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "need checked and respected…. <mark>Sofics</mark> has a wide range"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "need checked and respected…. <mark>Sofics</mark> has a wide range"
]
1 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PowerQubic On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
3 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => ""
"category.id" => array:1 [0 => 475]
"category.name" => array:1 [0 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1743239024
"id" => "22527"
"keyfeatures" => ""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>PhyStar® <strong>robust circuit and interface solutions</strong>, including custom digital I/O’s, circuits that handle transient disturbances (e.g. to provide antenna clipping or POR), as well as automotive standard PHYs (e.g. a full LIN PHY with integrated ESD, EOS and EMC robustness).</p>\r\n\r\n<p><strong>Higher integration</strong></p>\r\n\r\n<p>Overall robustness and cost optimization can be driven further by a higher level of solution integration. Sofics’ design team is ready to enhance the functionality of IP blocks with diverse and/or aggressive ESD/EMC/EOS requirements. In one example, a set of I/O’s with increased HBM performance (4 kV HBM) were created. This allowed the customer to focus on their core circuitry, while Sofics designed the pad ring, allowing a shorter design time for the overall product. The I/O library contained digital and several analog I/O’s, including a high voltage pad – with tolerance for high positive and negative voltages (upto +-6V in a 2.5V domain). Also included was the power ESD power protection, busses and filler cells. The fact that Sofics could act as a one-stop-shop by delivering the entire robust pad ring removed much of the integration overhead, and lowered overall costs significantly.</p>\r\n\r\n<p><strong>Mask cost reduction</strong></p>\r\n\r\n<p>As in all Sofics’ solutions, we strive for a minimal mask set to meet all requirements. In one example, we delivered digital IO’s for 1.8V-3.6V domain using 5V transistors – as was the customers request.</p>
"""
"overview_cn" => ""
"partnumber" => "PhyStar"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => ""
"seofeatures_cn" => ""
"shortdescription" => "Robust circuit and interface solutions"
"shortdescription_cn" => ""
"slug" => "robust-circuit-and-interface-solutions-ip"
"sortable_id" => 22527
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "PhyStar Robust circuit and interface solutions Sofics"
"text_low_priority" => """
PhyStar® robust circuit and interface solutions including custom digital I/O’s circuits that handle transient disturbances (e.g. to provide antenna clipping or POR) as well automotive standard PHYs a full LIN PHY with integrated ESD EOS EMC robustness).\r\n\r\nHigher integration\r\n\r\nOverall robustness cost optimization can be driven further by higher level of solution integration. Sofics’ design team is ready enhance the functionality IP blocks diverse and/or aggressive ESD/EMC/EOS requirements. In one example set increased HBM performance (4 kV HBM) were created. This allowed customer focus on their core circuitry while Sofics designed pad ring allowing shorter time for overall product. The I/O library contained several analog high voltage – tolerance positive negative voltages (upto +-6V in 2.5V domain). Also included was power protection busses filler cells. fact could act one-stop-shop delivering entire robust removed much integration overhead lowered costs significantly.\r\n\r\nMask reduction\r\n\r\nAs all we strive minimal mask meet delivered IO’s 1.8V-3.6V domain using 5V transistors customers request.
"""
"text_medium_priority" => ""
"updated_at" => 1743239024]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PhyStar Robust circuit and interface solutions <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "level of solution integration. <mark>Sofics</mark>’ design team is ready"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "level of solution integration. <mark>Sofics</mark>’ design team is ready"
]
1 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PhyStar Robust circuit and interface solutions <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
4 => array:5 [
"document" => array:48 [
"asic.foundry" => array:1 [0 => "TSMC"
]
"asic.foundry_node" => array:1 [0 => "TSMC_280"
]
"asic.foundry_node_process" => array:1 [0 => "TSMC_280_HPCP"
]
"asic.node" => array:1 [0 => 280]
"asic.node_foundry" => array:1 [0 => "280_TSMC"
]
"blockdiagram" => "/upload/catalog/product/blockdiagram/19339/icon_2025-07-21-173015-687e5d8956597.png.webp"
"category.id" => array:2 [0 => 4741 => 475]
"category.name" => array:2 [0 => "General-Purpose I/O (GPIO) IP"
1 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1723481326
"id" => "19339"
"keyfeatures" => """
<ul>\r\n\t<li>Overvoltage tolerant design </li>\r\n\t<li>Deep N-Well </li>\r\n\t<li>Core domain isolation </li>\r\n\t<li>Vertical orientation </li>\r\n\t<li>Temp range -40°C to 125°C TJ </li>\r\n\t<li>50kΩ pullup/pulldown </li>\r\n\t<li>Integrated 2kV HBM ESD </li>\r\n\t<li>5A of CDM current </li>\r\n\t<li>0.75V digital interface at the core side </li>\r\n\t<li>Bias generation circuit can be shared over multiple I/O instances</li>\r\n</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "OVT, overvoltage, I/O, IO"
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>The 1.8V capable GPIO is an IP macro for on-chip integration. It is a 1.8V general purpose I/O built with a stack of 1.2V MOS FINFET devices. It is controlled by 0.75V (core) signals.</p>\r\n\r\n<p>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</p>\r\n\r\n<p>By default, a 2kV HBM ESD protection is included. This is however easily scaled to any desired level. This specific IP macro is designed in Samsung 4nm FINFET, and can be ported to other technologies upon request using Sofics inhouse design tool flow.</p>
"""
"overview_cn" => ""
"partnumber" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET"
"priority" => 19
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 1753109520
"seofeatures" => """
<ul>\r\n\t<li>The 1.8V capable GPIO is an IP macro for on-chip integration. It is a 1.8V general purpose I/O built with a stack of 1.2V MOS FINFET devices. It is controlled by 0.75V (core) signals.</li>\r\n\t<li>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</li>\r\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET"
"shortdescription_cn" => ""
"slug" => "1-8v-capable-gpio-on-samsung-foundry-4nm-finfet"
"sortable_id" => 19339
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:2 [0 => 4741 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET Sofics"
"text_low_priority" => """
The 1.8V capable GPIO is an IP macro for on-chip integration. It a general purpose I/O built with stack of 1.2V MOS FINFET devices. controlled by 0.75V (core) signals.\r\n\r\nSupported features include core isolation output enable and pull enable. Extra such as input enable/disable programmable drive strength select can be supported upon request.\r\n\r\nBy default 2kV HBM ESD protection included. This however easily scaled to any desired level. specific designed in Samsung 4nm ported other technologies request using Sofics inhouse design tool flow. \r\n\tOvervoltage tolerant design \r\n\tDeep N-Well \r\n\tCore domain isolation \r\n\tVertical orientation \r\n\tTemp range -40°C 125°C TJ \r\n\t50kΩ pullup/pulldown \r\n\tIntegrated ESD \r\n\t5A CDM current \r\n\t0.75V digital interface at the side \r\n\tBias generation circuit shared over multiple instances\r\n
"""
"text_medium_priority" => "OVT overvoltage I/O IO"
"updated_at" => 1753112450]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "other technologies request using <mark>Sofics</mark> inhouse design tool flow."
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET <mark>Sofics</mark>"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "other technologies request using <mark>Sofics</mark> inhouse design tool flow."
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
5 => array:5 [
"document" => array:48 [
"asic.foundry" => array:1 [0 => "TSMC"
]
"asic.foundry_node" => array:1 [0 => "TSMC_280"
]
"asic.foundry_node_process" => array:1 [0 => "TSMC_280_HPCP"
]
"asic.node" => array:1 [0 => 280]
"asic.node_foundry" => array:1 [0 => "280_TSMC"
]
"blockdiagram" => "/upload/catalog/product/blockdiagram/23415/icon_2025-07-21-174220-687e601a5166b.png.webp"
"category.id" => array:1 [0 => 474]
"category.name" => array:1 [0 => "General-Purpose I/O (GPIO) IP"
]
"category.slug" => []
"created_at" => 1753112602
"id" => "23415"
"keyfeatures" => """
<ul>\r\n\t<li>Overvoltage tolerant design </li>\r\n\t<li>Deep N-Well </li>\r\n\t<li>DFM rules for manufacturing </li>\r\n\t<li>Core domain isolation </li>\r\n\t<li>Compatible with TSMC I/O ring </li>\r\n\t<li>Horizontal orientation </li>\r\n\t<li>Temp range -40°C to 125°C TJ </li>\r\n\t<li>50kΩ pullup/pulldown </li>\r\n\t<li>Integrated 2kV HBM ESD </li>\r\n\t<li>0.9V digital interface at the core side </li>\r\n\t<li>Bias generation circuit can be shared over multiple I/O instances</li>\r\n</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "OVT, overvoltage, I/O, IO"
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>The 3.3V capable GPIO is an IP macro for on-chip integration. It is a 3.3V general purpose I/O built with a stack of 1.8V thick oxide MOS devices. It is controlled by 0.9V (core) signals.</p>\r\n\r\n<p>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</p>\r\n\r\n<p>By default, a 2kV HBM ESD protection is included. This is however easily scaled to any desired level. This specific IP macro is designed in TSMC 28nm RF HPC+ MMWave, and can be ported to other technologies upon request using inhouse design tool flow.</p>
"""
"overview_cn" => ""
"partnumber" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V Capable GPIO on TSMC 28nm RF HPC++"
"priority" => 19
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n\t<li>The 3.3V capable GPIO is an IP macro for on-chip integration. It is a 3.3V general purpose I/O built with a stack of 1.8V thick oxide MOS devices. It is controlled by 0.9V (core) signals.</li>\r\n\t<li>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</li>\r\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "3.3V Capable GPIO on TSMC 28nm RF HPC+"
"shortdescription_cn" => ""
"slug" => "3-3v-capable-gpio-on-tsmc-28nm-rf-hpc-ip"
"sortable_id" => 23415
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 474]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V HPC++ HPC+ Sofics"
"text_low_priority" => """
The 3.3V capable GPIO is an IP macro for on-chip integration. It a general purpose I/O built with stack of 1.8V thick oxide MOS devices. controlled by 0.9V (core) signals.\r\n\r\nSupported features include core isolation output enable and pull enable. Extra such as input enable/disable programmable drive strength select can be supported upon request.\r\n\r\nBy default 2kV HBM ESD protection included. This however easily scaled to any desired level. specific designed in TSMC 28nm RF HPC+ MMWave ported other technologies request using inhouse design tool flow. \r\n\tOvervoltage tolerant design \r\n\tDeep N-Well \r\n\tDFM rules manufacturing \r\n\tCore domain isolation \r\n\tCompatible ring \r\n\tHorizontal orientation \r\n\tTemp range -40°C 125°C TJ \r\n\t50kΩ pullup/pulldown \r\n\tIntegrated ESD \r\n\t0.9V digital interface at the side \r\n\tBias generation circuit shared over multiple instances\r\n
"""
"text_medium_priority" => "OVT overvoltage I/O IO"
"updated_at" => 1753112602]
"highlight" => array:1 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V HPC++ HPC+ <mark>Sofics</mark>"
]
]
"highlights" => array:1 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V HPC++ HPC+ <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412225
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 1
"num_tokens_dropped" => 0
"score" => "610246614239412225"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
]
"out_of" => 18250
"page" => 1
"request_params" => array:4 [
"collection_name" => "product_semiiphub"
"first_q" => "Sofics"
"per_page" => 10
"q" => "Sofics"
]
"search_cutoff" => false
"search_time_ms" => 1]
2 => array:8 [
"facet_counts" => array:6 [0 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 6
"highlighted" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"value" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
]
]
"field_name" => "provider.object"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
1 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "TSMC"
"value" => "TSMC"
]
]
"field_name" => "asic.foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
2 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "TSMC_280"
"value" => "TSMC_280"
]
]
"field_name" => "asic.foundry_node"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
3 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "280_TSMC"
"value" => "280_TSMC"
]
]
"field_name" => "asic.node_foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
4 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 3
"highlighted" => "280"
"value" => "280"
]
]
"field_name" => "asic.node"
"sampled" => false
"stats" => array:5 [
"avg" => 280.0
"max" => 280.0
"min" => 280.0
"sum" => 840.0
"total_values" => 1]
]
5 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 6
"highlighted" => "sip"
"value" => "sip"
]
]
"field_name" => "productTypes"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
]
"found" => 6
"hits" => array:6 [0 => array:5 [
"document" => array:48 [
"asic.foundry" => array:1 [0 => "TSMC"
]
"asic.foundry_node" => array:1 [0 => "TSMC_280"
]
"asic.foundry_node_process" => array:1 [0 => "TSMC_280_HPCP"
]
"asic.node" => array:1 [0 => 280]
"asic.node_foundry" => array:1 [0 => "280_TSMC"
]
"blockdiagram" => "/upload/catalog/product/blockdiagram/23414/icon_2025-07-21-173856-687e5f82d95ff.png.webp"
"category.id" => array:1 [0 => 474]
"category.name" => array:1 [0 => "General-Purpose I/O (GPIO) IP"
]
"category.slug" => []
"created_at" => 1753112450
"id" => "23414"
"keyfeatures" => """
<ul>\r\n\t<li>Overvoltage tolerant design </li>\r\n\t<li>Core domain isolation </li>\r\n\t<li>Compatible with TSMC I/O ring </li>\r\n\t<li>Vertical and horizontal orientation </li>\r\n\t<li>Temp range -40°C to 125°C TJ </li>\r\n\t<li>100kΩ pullup/pulldown </li>\r\n\t<li>Integrated 2kV HBM ESD </li>\r\n\t<li>Programmable slope control </li>\r\n\t<li>0.9V digital interface </li>\r\n\t<li>Bias generation circuit can be shared over multiple I/O instances</li>\r\n</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "OVT, overvoltage, I/O, IO"
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>The 1.2V Thin Gate GPIO is an IP macro for on-chip integration. It is a 1.2V general purpose I/O that does not rely on thick-gate devices. Only thin-gate, 0.9V capable core MOS devices are used in the design.</p>\r\n\r\n<p>Supported features include core isolation, programmable slew rate compensation, programmable drive strength, input/output enable, pull select and pull enable. Extra features such as programmable hysteresis can be supported upon request.</p>\r\n\r\n<p>The 1.2V Thin Gate GPIO targets radiation hard applications or other applications prohibiting the use of thick gate I/O devices. By default, a 2kV HBM ESD protection is included. This is however easily scaled to any desired level. This specific IP macro is designed in TSMC 28nm RF HPC+, and can be ported to other technologies upon request using Sofics inhouse design tool flow.</p>\r\n\r\n<p><strong>Physical implementation </strong></p>\r\n\r\n<ul>\r\n\t<li>TSMC 28nm RF HPC+ 1P9M </li>\r\n\t<li>No thick gate devices, MIM cap or STI required </li>\r\n\t<li>Pad size 70um x 70um</li>\r\n</ul>
"""
"overview_cn" => ""
"partnumber" => "1.2V Capable GPIO on TSMC 28nm RF HPC+"
"priority" => 19
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n\t<li>The 1.2V Thin Gate GPIO is an IP macro for on-chip integration. It is a 1.2V general purpose I/O that does not rely on thick-gate devices. Only thin-gate, 0.9V capable core MOS devices are used in the design.</li>\r\n\t<li>Supported features include core isolation, programmable slew rate compensation, programmable drive strength, input/output enable, pull select and pull enable. Extra features such as programmable hysteresis can be supported upon request.</li>\r\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+"
"shortdescription_cn" => ""
"slug" => "1-2v-thin-oxide-gpio-on-tsmc-28nm-rf-hpc"
"sortable_id" => 23414
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 474]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "1.2V Capable GPIO on TSMC 28nm RF HPC+ Thin Oxide Sofics"
"text_low_priority" => """
The 1.2V Thin Gate GPIO is an IP macro for on-chip integration. It a general purpose I/O that does not rely on thick-gate devices. Only thin-gate 0.9V capable core MOS devices are used in the design.\r\n\r\nSupported features include isolation programmable slew rate compensation drive strength input/output enable pull select and enable. Extra such as hysteresis can be supported upon request.\r\n\r\nThe targets radiation hard applications or other prohibiting use of thick gate By default 2kV HBM ESD protection included. This however easily scaled to any desired level. specific designed TSMC 28nm RF HPC+ ported technologies request using Sofics inhouse design tool flow.\r\n\r\nPhysical implementation \r\n\r\n\r\n\tTSMC 1P9M \r\n\tNo MIM cap STI required \r\n\tPad size 70um x 70um\r\n\r\n\tOvervoltage tolerant design \r\n\tCore domain isolation \r\n\tCompatible with ring \r\n\tVertical horizontal orientation \r\n\tTemp range -40°C 125°C TJ \r\n\t100kΩ pullup/pulldown \r\n\tIntegrated ESD \r\n\tProgrammable slope control \r\n\t0.9V digital interface \r\n\tBias generation circuit shared over multiple instances\r\n
"""
"text_medium_priority" => "OVT overvoltage I/O IO"
"updated_at" => 1753112613]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF HPC+ Thin Oxide <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "ported technologies request using <mark>Sofics</mark> inhouse design tool flow.\r"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF HPC+ Thin Oxide <mark>Sofics</mark>"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "ported technologies request using <mark>Sofics</mark> inhouse design tool flow.\r"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
1 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => ""
"category.id" => array:1 [0 => 475]
"category.name" => array:1 [0 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1743239571
"id" => "22529"
"keyfeatures" => ""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p><strong>Scalable on-chip HBM (MM) levels</strong></p>\r\n\r\n<p>Some applications need higher ESD robustness levels. For instance: 4kV HBM for IoT, or 8kV for HDMI (or DisplayPort) pins are fairly common specifications. Sofics’ solutions can be scaled to any level – from 1kV or 2kV HBM to 8kV and higher – for one pin, or for full chip. And the same goes for MM – should your application require this spec. Note that in some cases we can scale down as well: to 100V HBM in combination with extremely low capacitance (smaller then 10fF) requirements for instance.</p>\r\n\r\n<p><strong>Higher on-chip CDM levels</strong></p>\r\n\r\n<p>CDM is the most important ESD reliability specification, but also the most difficult to reach and to predict. Sofics’ dedicated design approach, based on VF-TLP (very fast Transmission Line Pulser), helps to make CDM more predictable and to achieve the desired levels. A lot of parameters influence the end results (such as die size, package size, air humidity, test (method) used etc.).</p>\r\n\r\n<p><strong>Meeting system level ESD on-chip</strong></p>\r\n\r\n<p>A lot of the innovative systems target low-cost and mobile applications – and also this relates to ESD. To reduce the system size and the bill of materials, system designers remove board level ESD protection from the mini-Printed Circuit Boards (PCB). 20 years ago, such Transient Voltage Suppressor (TVS) devices were added to protect ICs against ESD stress during the actual use of products. Without such TVS protection and due to the shorter PCB traces ICs are now more severely stressed under ESD test events like IEC 61000-4-2. Moreover, the probability of ESD stress is much higher in mobile systems as they are operated in harsh environments.</p>\r\n\r\n<p><strong>EOS protection</strong></p>\r\n\r\n<p>For a timing controller IC, designed in a 0.13um CMOS process, an EOS specification was given: passing 17V on the IEC-61000-4-5 test. Sofics engineers developed a calculation algorithm to make the result predictable and optimized the I/O’s to reach 17V compliance. The resulting product passed the required level first time right, and the customer was able to scale subsequent ICs to any new, desired level.</p>\r\n\r\n<p><strong>Radiation</strong></p>\r\n\r\n<p>SEL (Single Event Latchup) can cause upset in systems in high radiation fields. Aerospace is one typical application, but other examples may include particle detectors/accelerators or even nuclear applications. Sofics gained a strong reputation in the field, with customers in a wide variety of applications, developing ICs in often advanced CMOS technologies.</p>
"""
"overview_cn" => ""
"partnumber" => "TakeCharge"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => ""
"seofeatures_cn" => ""
"shortdescription" => "On-chip ESD/EOS/Latch up protection for advanced and low voltage processes"
"shortdescription_cn" => ""
"slug" => "on-chip-esd-eos-latch-up-protection-for-advanced-and-low-voltage-processes-ip"
"sortable_id" => 22529
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "TakeCharge On-chip ESD/EOS/Latch up protection for advanced and low voltage processes Sofics"
"text_low_priority" => """
Scalable on-chip HBM (MM) levels\r\n\r\nSome applications need higher ESD robustness levels. For instance: 4kV for IoT or 8kV HDMI (or DisplayPort) pins are fairly common specifications. Sofics’ solutions can be scaled to any level – from 1kV 2kV and one pin full chip. And the same goes MM should your application require this spec. Note that in some cases we scale down as well: 100V combination with extremely low capacitance (smaller then 10fF) requirements instance.\r\n\r\nHigher CDM levels\r\n\r\nCDM is most important reliability specification but also difficult reach predict. dedicated design approach based on VF-TLP (very fast Transmission Line Pulser) helps make more predictable achieve desired A lot of parameters influence end results (such die size package air humidity test (method) used etc.).\r\n\r\nMeeting system on-chip\r\n\r\nA innovative systems target low-cost mobile relates ESD. To reduce bill materials designers remove board protection mini-Printed Circuit Boards (PCB). 20 years ago such Transient Voltage Suppressor (TVS) devices were added protect ICs against stress during actual use products. Without TVS due shorter PCB traces now severely stressed under events like IEC 61000-4-2. Moreover probability much they operated harsh environments.\r\n\r\nEOS protection\r\n\r\nFor a timing controller IC designed 0.13um CMOS process an EOS was given: passing 17V IEC-61000-4-5 test. Sofics engineers developed calculation algorithm result optimized I/O’s compliance. The resulting product passed required first time right customer able subsequent new level.\r\n\r\nRadiation\r\n\r\nSEL (Single Event Latchup) cause upset high radiation fields. Aerospace typical other examples may include particle detectors/accelerators even nuclear applications. gained strong reputation field customers wide variety developing often advanced technologies.
"""
"text_medium_priority" => ""
"updated_at" => 1743239571]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "TakeCharge On-chip ESD/EOS/Latch up protection for advanced and low voltage processes <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "are fairly common specifications. <mark>Sofics</mark>’ solutions can be scaled"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "are fairly common specifications. <mark>Sofics</mark>’ solutions can be scaled"
]
1 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "TakeCharge On-chip ESD/EOS/Latch up protection for advanced and low voltage processes <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
2 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => ""
"category.id" => array:1 [0 => 475]
"category.name" => array:1 [0 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1743239221
"id" => "22528"
"keyfeatures" => ""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p><strong>Design cost reduction</strong></p>\r\n\r\n<p>Designing ESD protection can be very costly: frequently many test structures are required, analysis needs to be done, IP positions need to be checked and respected…. Sofics has a wide range of solutions, for a wide range of applications, silicon proven in a wide range of processes. As an IP provider, we can distribute the ESD design cost over many different customers, lowering the cost for everyone.</p>\r\n\r\n<p><strong>Mask cost reduction</strong></p>\r\n\r\n<p>Nowhere the task of selecting the optimal, minimal mask set is more challenging than in BCD processes. Often a large variety of options are available. So far, Sofics always succeeded in creating protection using only the masks available for the functional elements of the IC.</p>\r\n\r\n<p><strong>Manufacturing cost reduction</strong></p>\r\n\r\n<p>In one example, a customer had a working product (an LCD driver), but the ESD protection consumed too much area. Sofics optimized the diode size and layout, reduced the I/O bus scheme and area, designed a new Sofics power clamp, and worked out a calculation sheet to determine optimum power clamp placement. This resulted in a 25% I/O size reduction, and an overall die area reduction of more than 12%, significantly cutting the product’s manufacturing cost. Since the Sofics engagement the customer has been able to make consistently smaller I/O’s and power cells, and has reduced the power clamp repetition rate. These enhancements lead to smaller and hence cheaper product dies. The customer has been rewarded with significantly increased competitiveness and a bigger market share.</p>\r\n\r\n<p><strong>Speed up time-to-market</strong></p>\r\n\r\n<p>Designing ESD protection can be very time consuming: often at least one silicon run is required, often setting back the IC design for a couple of months. Sofics has a wide range of solutions, for a wide range of applications, silicon proven in a wide range of processes, readily available at your fingertips.</p>\r\n\r\n<p><strong>Risk reduction</strong></p>\r\n\r\n<p>Typical ICs designed in high voltage or BCD processes end up in harsh to very harsh environments, such as automotive or industrial applications. Robustness requirements reach far beyond merely ESD specifications. Sofics’ approach with PowerQubic is to anticipate as much as possible the interaction of specifications and protection structures against the myriad of electrical hazards – optimizing for overall robustness..</p>\r\n\r\n<p><strong>Proven portability</strong></p>\r\n\r\n<p>BCD processes are all very different, and portability for one process or process generation to the next can trigger the need for a series of test chips in order to investigate process properties during various disturbances. Sofics has developed work-arounds enabling ESD protection for high voltage pins, often without the need for a test chip. In one example, a product IC was protected up to 4kV HBM and 200V MM in an untested 0.18um BCD process. The holding voltage of the protection was designed and delivered at 28V, well above the required 24V.</p>
"""
"overview_cn" => ""
"partnumber" => "PowerQubic"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => ""
"seofeatures_cn" => ""
"shortdescription" => "On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes"
"shortdescription_cn" => ""
"slug" => "on-chip-esd-eos-latch-up-emc-protection-for-high-voltage-and-bcd-processes-ip"
"sortable_id" => 22528
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "PowerQubic On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes Sofics"
"text_low_priority" => """
Design cost reduction\r\n\r\nDesigning ESD protection can be very costly: frequently many test structures are required analysis needs to done IP positions need checked and respected…. Sofics has a wide range of solutions for applications silicon proven in processes. As an provider we distribute the design over different customers lowering everyone.\r\n\r\nMask reduction\r\n\r\nNowhere task selecting optimal minimal mask set is more challenging than BCD Often large variety options available. So far always succeeded creating using only masks available functional elements IC.\r\n\r\nManufacturing reduction\r\n\r\nIn one example customer had working product (an LCD driver) but consumed too much area. optimized diode size layout reduced I/O bus scheme area designed new power clamp worked out calculation sheet determine optimum placement. This resulted 25% reduction overall die 12% significantly cutting product’s manufacturing cost. Since engagement been able make consistently smaller I/O’s cells repetition rate. These enhancements lead hence cheaper dies. The rewarded with increased competitiveness bigger market share.\r\n\r\nSpeed up time-to-market\r\n\r\nDesigning time consuming: often at least run setting back IC couple months. processes readily your fingertips.\r\n\r\nRisk reduction\r\n\r\nTypical ICs high voltage or end harsh environments such as automotive industrial applications. Robustness requirements reach beyond merely specifications. Sofics’ approach PowerQubic anticipate possible interaction specifications against myriad electrical hazards – optimizing robustness..\r\n\r\nProven portability\r\n\r\nBCD all portability process generation next trigger series chips order investigate properties during various disturbances. developed work-arounds enabling pins without chip. In was protected 4kV HBM 200V MM untested 0.18um process. holding delivered 28V well above 24V.
"""
"text_medium_priority" => ""
"updated_at" => 1743239221]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PowerQubic On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "need checked and respected…. <mark>Sofics</mark> has a wide range"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "need checked and respected…. <mark>Sofics</mark> has a wide range"
]
1 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PowerQubic On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
3 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => ""
"category.id" => array:1 [0 => 475]
"category.name" => array:1 [0 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1743239024
"id" => "22527"
"keyfeatures" => ""
"keyfeatures_cn" => ""
"keywords" => ""
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>PhyStar® <strong>robust circuit and interface solutions</strong>, including custom digital I/O’s, circuits that handle transient disturbances (e.g. to provide antenna clipping or POR), as well as automotive standard PHYs (e.g. a full LIN PHY with integrated ESD, EOS and EMC robustness).</p>\r\n\r\n<p><strong>Higher integration</strong></p>\r\n\r\n<p>Overall robustness and cost optimization can be driven further by a higher level of solution integration. Sofics’ design team is ready to enhance the functionality of IP blocks with diverse and/or aggressive ESD/EMC/EOS requirements. In one example, a set of I/O’s with increased HBM performance (4 kV HBM) were created. This allowed the customer to focus on their core circuitry, while Sofics designed the pad ring, allowing a shorter design time for the overall product. The I/O library contained digital and several analog I/O’s, including a high voltage pad – with tolerance for high positive and negative voltages (upto +-6V in a 2.5V domain). Also included was the power ESD power protection, busses and filler cells. The fact that Sofics could act as a one-stop-shop by delivering the entire robust pad ring removed much of the integration overhead, and lowered overall costs significantly.</p>\r\n\r\n<p><strong>Mask cost reduction</strong></p>\r\n\r\n<p>As in all Sofics’ solutions, we strive for a minimal mask set to meet all requirements. In one example, we delivered digital IO’s for 1.8V-3.6V domain using 5V transistors – as was the customers request.</p>
"""
"overview_cn" => ""
"partnumber" => "PhyStar"
"priority" => 1
"priority_taxo" => 0
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => ""
"seofeatures_cn" => ""
"shortdescription" => "Robust circuit and interface solutions"
"shortdescription_cn" => ""
"slug" => "robust-circuit-and-interface-solutions-ip"
"sortable_id" => 22527
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "PhyStar Robust circuit and interface solutions Sofics"
"text_low_priority" => """
PhyStar® robust circuit and interface solutions including custom digital I/O’s circuits that handle transient disturbances (e.g. to provide antenna clipping or POR) as well automotive standard PHYs a full LIN PHY with integrated ESD EOS EMC robustness).\r\n\r\nHigher integration\r\n\r\nOverall robustness cost optimization can be driven further by higher level of solution integration. Sofics’ design team is ready enhance the functionality IP blocks diverse and/or aggressive ESD/EMC/EOS requirements. In one example set increased HBM performance (4 kV HBM) were created. This allowed customer focus on their core circuitry while Sofics designed pad ring allowing shorter time for overall product. The I/O library contained several analog high voltage – tolerance positive negative voltages (upto +-6V in 2.5V domain). Also included was power protection busses filler cells. fact could act one-stop-shop delivering entire robust removed much integration overhead lowered costs significantly.\r\n\r\nMask reduction\r\n\r\nAs all we strive minimal mask meet delivered IO’s 1.8V-3.6V domain using 5V transistors customers request.
"""
"text_medium_priority" => ""
"updated_at" => 1743239024]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PhyStar Robust circuit and interface solutions <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "level of solution integration. <mark>Sofics</mark>’ design team is ready"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "level of solution integration. <mark>Sofics</mark>’ design team is ready"
]
1 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "PhyStar Robust circuit and interface solutions <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
4 => array:5 [
"document" => array:48 [
"asic.foundry" => array:1 [0 => "TSMC"
]
"asic.foundry_node" => array:1 [0 => "TSMC_280"
]
"asic.foundry_node_process" => array:1 [0 => "TSMC_280_HPCP"
]
"asic.node" => array:1 [0 => 280]
"asic.node_foundry" => array:1 [0 => "280_TSMC"
]
"blockdiagram" => "/upload/catalog/product/blockdiagram/19339/icon_2025-07-21-173015-687e5d8956597.png.webp"
"category.id" => array:2 [0 => 4741 => 475]
"category.name" => array:2 [0 => "General-Purpose I/O (GPIO) IP"
1 => "ESD Protection IP"
]
"category.slug" => []
"created_at" => 1723481326
"id" => "19339"
"keyfeatures" => """
<ul>\r\n\t<li>Overvoltage tolerant design </li>\r\n\t<li>Deep N-Well </li>\r\n\t<li>Core domain isolation </li>\r\n\t<li>Vertical orientation </li>\r\n\t<li>Temp range -40°C to 125°C TJ </li>\r\n\t<li>50kΩ pullup/pulldown </li>\r\n\t<li>Integrated 2kV HBM ESD </li>\r\n\t<li>5A of CDM current </li>\r\n\t<li>0.75V digital interface at the core side </li>\r\n\t<li>Bias generation circuit can be shared over multiple I/O instances</li>\r\n</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "OVT, overvoltage, I/O, IO"
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>The 1.8V capable GPIO is an IP macro for on-chip integration. It is a 1.8V general purpose I/O built with a stack of 1.2V MOS FINFET devices. It is controlled by 0.75V (core) signals.</p>\r\n\r\n<p>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</p>\r\n\r\n<p>By default, a 2kV HBM ESD protection is included. This is however easily scaled to any desired level. This specific IP macro is designed in Samsung 4nm FINFET, and can be ported to other technologies upon request using Sofics inhouse design tool flow.</p>
"""
"overview_cn" => ""
"partnumber" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET"
"priority" => 19
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 1753109520
"seofeatures" => """
<ul>\r\n\t<li>The 1.8V capable GPIO is an IP macro for on-chip integration. It is a 1.8V general purpose I/O built with a stack of 1.2V MOS FINFET devices. It is controlled by 0.75V (core) signals.</li>\r\n\t<li>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</li>\r\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET"
"shortdescription_cn" => ""
"slug" => "1-8v-capable-gpio-on-samsung-foundry-4nm-finfet"
"sortable_id" => 19339
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:2 [0 => 4741 => 475]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET Sofics"
"text_low_priority" => """
The 1.8V capable GPIO is an IP macro for on-chip integration. It a general purpose I/O built with stack of 1.2V MOS FINFET devices. controlled by 0.75V (core) signals.\r\n\r\nSupported features include core isolation output enable and pull enable. Extra such as input enable/disable programmable drive strength select can be supported upon request.\r\n\r\nBy default 2kV HBM ESD protection included. This however easily scaled to any desired level. specific designed in Samsung 4nm ported other technologies request using Sofics inhouse design tool flow. \r\n\tOvervoltage tolerant design \r\n\tDeep N-Well \r\n\tCore domain isolation \r\n\tVertical orientation \r\n\tTemp range -40°C 125°C TJ \r\n\t50kΩ pullup/pulldown \r\n\tIntegrated ESD \r\n\t5A CDM current \r\n\t0.75V digital interface at the side \r\n\tBias generation circuit shared over multiple instances\r\n
"""
"text_medium_priority" => "OVT overvoltage I/O IO"
"updated_at" => 1753112450]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET <mark>Sofics</mark>"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "other technologies request using <mark>Sofics</mark> inhouse design tool flow."
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.8V Capable GPIO on Samsung Foundry 4nm FinFET <mark>Sofics</mark>"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "other technologies request using <mark>Sofics</mark> inhouse design tool flow."
]
]
"text_match" => 610246614239412226
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "610246614239412226"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
5 => array:5 [
"document" => array:48 [
"asic.foundry" => array:1 [0 => "TSMC"
]
"asic.foundry_node" => array:1 [0 => "TSMC_280"
]
"asic.foundry_node_process" => array:1 [0 => "TSMC_280_HPCP"
]
"asic.node" => array:1 [0 => 280]
"asic.node_foundry" => array:1 [0 => "280_TSMC"
]
"blockdiagram" => "/upload/catalog/product/blockdiagram/23415/icon_2025-07-21-174220-687e601a5166b.png.webp"
"category.id" => array:1 [0 => 474]
"category.name" => array:1 [0 => "General-Purpose I/O (GPIO) IP"
]
"category.slug" => []
"created_at" => 1753112602
"id" => "23415"
"keyfeatures" => """
<ul>\r\n\t<li>Overvoltage tolerant design </li>\r\n\t<li>Deep N-Well </li>\r\n\t<li>DFM rules for manufacturing </li>\r\n\t<li>Core domain isolation </li>\r\n\t<li>Compatible with TSMC I/O ring </li>\r\n\t<li>Horizontal orientation </li>\r\n\t<li>Temp range -40°C to 125°C TJ </li>\r\n\t<li>50kΩ pullup/pulldown </li>\r\n\t<li>Integrated 2kV HBM ESD </li>\r\n\t<li>0.9V digital interface at the core side </li>\r\n\t<li>Bias generation circuit can be shared over multiple I/O instances</li>\r\n</ul>
"""
"keyfeatures_cn" => ""
"keywords" => "OVT, overvoltage, I/O, IO"
"logo" => "sofics24-66bb4798be606.webp"
"logo2" => "sofics24-66bb4798be606.webp"
"name" => "asic.node"
"overview" => """
<p>The 3.3V capable GPIO is an IP macro for on-chip integration. It is a 3.3V general purpose I/O built with a stack of 1.8V thick oxide MOS devices. It is controlled by 0.9V (core) signals.</p>\r\n\r\n<p>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</p>\r\n\r\n<p>By default, a 2kV HBM ESD protection is included. This is however easily scaled to any desired level. This specific IP macro is designed in TSMC 28nm RF HPC+ MMWave, and can be ported to other technologies upon request using inhouse design tool flow.</p>
"""
"overview_cn" => ""
"partnumber" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V Capable GPIO on TSMC 28nm RF HPC++"
"priority" => 19
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 338
"provider.name" => "Sofics"
"provider.object" => "{"id":338,"name":"Sofics","providerslug":"sofics"}"
"provider.priority" => 176
"provider.slug" => "sofics"
"published_as_new_at" => 0
"seofeatures" => """
<ul>\r\n\t<li>The 3.3V capable GPIO is an IP macro for on-chip integration. It is a 3.3V general purpose I/O built with a stack of 1.8V thick oxide MOS devices. It is controlled by 0.9V (core) signals.</li>\r\n\t<li>Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.</li>\r\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "3.3V Capable GPIO on TSMC 28nm RF HPC+"
"shortdescription_cn" => ""
"slug" => "3-3v-capable-gpio-on-tsmc-28nm-rf-hpc-ip"
"sortable_id" => 23415
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 10]
"taxo2" => array:1 [0 => 204]
"taxo3" => array:1 [0 => 474]
"taxo4" => []
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V HPC++ HPC+ Sofics"
"text_low_priority" => """
The 3.3V capable GPIO is an IP macro for on-chip integration. It a general purpose I/O built with stack of 1.8V thick oxide MOS devices. controlled by 0.9V (core) signals.\r\n\r\nSupported features include core isolation output enable and pull enable. Extra such as input enable/disable programmable drive strength select can be supported upon request.\r\n\r\nBy default 2kV HBM ESD protection included. This however easily scaled to any desired level. specific designed in TSMC 28nm RF HPC+ MMWave ported other technologies request using inhouse design tool flow. \r\n\tOvervoltage tolerant design \r\n\tDeep N-Well \r\n\tDFM rules manufacturing \r\n\tCore domain isolation \r\n\tCompatible ring \r\n\tHorizontal orientation \r\n\tTemp range -40°C 125°C TJ \r\n\t50kΩ pullup/pulldown \r\n\tIntegrated ESD \r\n\t0.9V digital interface at the side \r\n\tBias generation circuit shared over multiple instances\r\n
"""
"text_medium_priority" => "OVT overvoltage I/O IO"
"updated_at" => 1753112602]
"highlight" => array:1 [
"text_high_priority" => array:2 [
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V HPC++ HPC+ <mark>Sofics</mark>"
]
]
"highlights" => array:1 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:1 [0 => "Sofics"
]
"snippet" => "1.2V Capable GPIO on TSMC 28nm RF 3.3V HPC++ HPC+ <mark>Sofics</mark>"
]
]
"text_match" => 610246614239412225
"text_match_info" => array:7 [
"best_field_score" => "1108091338752"
"best_field_weight" => 15
"fields_matched" => 1
"num_tokens_dropped" => 0
"score" => "610246614239412225"
"tokens_matched" => 1
"typo_prefix_score" => 0]
]
]
"out_of" => 18250
"page" => 1
"request_params" => array:4 [
"collection_name" => "product_semiiphub"
"first_q" => "Sofics"
"per_page" => 10
"q" => "Sofics"
]
"search_cutoff" => false
"search_time_ms" => 0]
]
]
The 1.2V Thin Gate GPIO is an IP macro for on-chip integration. It is a 1.2V general purpose I/O that does not rely on thick-gate devices. Only thin-gate, 0.9V capable core MOS devices are used in the design.
Supported features include core isolation, programmable slew rate compensation, programmable drive strength, input/output enable, pull select and pull enable. Extra features such as programmable hysteresis can be supported upon request.
The 1.8V capable GPIO is an IP macro for on-chip integration. It is a 1.8V general purpose I/O built with a stack of 1.2V MOS FINFET devices. It is controlled by 0.75V (core) signals.
Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.
The 3.3V capable GPIO is an IP macro for on-chip integration. It is a 3.3V general purpose I/O built with a stack of 1.8V thick oxide MOS devices. It is controlled by 0.9V (core) signals.
Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.
