Get Up To Speed with Latest AMBA AXI5 Features
The Arm® AMBA® 5 AXI protocol specification supports high-performance, high-frequency system designs for communication between manager and subordinate components. AMBA AXI5 protocols extend prior specification generations and add several important performance and scalability features which closely align these protocols to Arm AMBA CHI. Let’s look at some of the features of the AXI5 protocol in detail.
Atomic Transactions
Atomic transactions solve the non-deterministic latency problem in the most elegant way. They enable sending the operation along with the data, permitting the operation to be performed closer to where the data is located instead of pulling the data towards the requester for modification. Typically, the read-modify-write operation can be achieved with a single atomic operation. Verification IP (VIP) supports all four types of atomic transactions: AtomicStore, AtomicLoad, AtomicCompare and AtomicSwap. AtomicStore and AtomicLoad transactions can support eight different operations.
Trace Signals
Trace signals support the debugging and tracing across the system. Trace signals are associated with each of the following channels: ARTRACE, RTRACE, AWTRACE, WTARCE, BTRACE.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Industry's First Source Code Test Suite and Verification IP for Arm AMBA ACE5 and AXI5 Enables Early Adopter Success
- Synopsys supports launch of Arm AMBA 5 AXI5, ACE5 protocols with 1st source code test suite and VIP
- ARM show new AMBA specs: think FPGAs and multicore
- AMBA based Subsystems: What does it take to verify them?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?