7 nanometer and Chiplets to Drive Ethernet Switch Market in 2019
Will Enable Second Generation 400 Gbps Capable of Longer Distances
In late 2018, Barefoot networks publicly announced the first ever 7nm plus chiplet switch ASIC product – the Tofino 2 chip. This is the start of a market transformation as Ethernet Switch design will begin to embrace disaggregation (such as the chiplet type design) much like the rest of data center market. We will see strong product demonstrations at OFC, OCP, and numerous other shows throughout 2019 as the ecosystem gears up for this important architecture shift. With 7nm available from major foundries, the market will begin to move in this heterogenous direction as a way to higher capacity switch silicon. Not only will this pave the way for 25.6 Tbps and 51.2 Tbps fabrics, we will see increased product agility, lower cost, better power, and more products offerings from chiplet design.
To read the full article, click here
Related Blogs
- Ultra Ethernet Consortium Set to Enable Scaling of Networking Interconnects for AI and HPC
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
Latest Blogs
- Epson Achieves 50% Energy Efficiency with QuickLogic eFPGA
- Industry’s First Verification IP for Arm AMBA DTI-H
- 2025 Year in Review: Design Wins, Advanced Nodes, and Expanding Markets
- JESD204 Frame Mapping explained from converter samples to lanes
- Arm in the agentic era: Scaling the converged AI data center