10nm SRAM Projections - Who will lead
March 28, 2016
At ISSCC this year Samsung published a paper entitled "A 10nm FinFET 128Mb SRAM with Assist Adjustment System for Power, Performance, and Area Optimization. In the paper Samsung disclosed a high density 6T SRAM cell size of 0.040µm2. I thought it would be interesting to take a look at how this cell size stacks up to 6T SRAM cells we have seen to-date and some projections for what other companies 10nm 6T SRAM cell sizes might be.
To read the full article, click here
Related Semiconductor IP
- SRAM Test and Repair Solution
- SRAM Test and Repair Solution
- SRAM Test Solution
- QDR II SRAM Controller Intel® FPGA IP
- QDR II SRAM Controller Intel® FPGA IP Function
Related Blogs
- How much SRAM proportion could be integrated in SoC at 20 nm and below?
- Want 10nm Wafers? That'll Cost You
- Moore's Law good for 14nm, and probably, 10nm: Dr. Wally Rhines
- Traditional Cost Reduction Returns At 10nm, says Globalfoundries
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach