How much SRAM proportion could be integrated in SoC at 20 nm and below?
Once upon a time, ASIC designers were integrating memories in their design (using a memory compiler being part of the design tools provided by the ASIC vendor), then they had to make the memory observable, controllable… and start developing the test program for the function, not a very enthusiastic task (“AAAA” and “5555” and other vectors), look for the test coverage, and try to be creative to reach the expected 99,99% magic number. I agree that this was long time ago, but when looking back to this old time, you realize how powerful is DesignWare Self-Test and Repair (STAR) Memory System from Synopsys, initially developed by Virage Logic. Today we are talking about the version 5 of the tool. Moreover, since the year 2000’s, most of the ASIC vendors are externally sourcing the SRAM compiler (to Virage Logic at that time…), ASIC designer is taking benefit of faster, denser memories with Built-In-Self-Test (BIST) integrated.
To read the full article, click here
Related Semiconductor IP
- Ultra-low voltage, SRAM
- SRAM Memory Model
- Bulk 40ULP Single Port SRAM with low power retention mode, high speed pins on 1 side
- Bulk 40ULP single port SRAM Compiler - ultra low power, low power retention mode
- Single Port SRAM with low power retention mode, high speed pins on 1 side
Related Blogs
- Understanding USB IP and Its Role in SOC Integration
- 2024 Set The Stage For NoC Interconnect Innovations In SoC Design
- NoC for faster SoC integration
- Experts At The Table: SoC Integration Mistakes