Untether 推出 2-PFLOPS AI 芯片并发布边缘路线图
By Sally Ward-Foxton, EETimes (August 23, 2022)
At Hot Chips this week, Untether unveiled its second-gen architecture for AI inference, the first chip using this architecture, as well as plans to expand to edge and endpoint accelerators.
Untether’s new architecture, internally codenamed Boqueria, addresses trends for very large neural networks, including transformer networks in natural language processing and beyond, endpoint applications that require power efficiency, and applications that require performance and power efficiency combined with prediction accuracy.
The first chip to use the Boqueria architecture, SpeedAI, is a data center inference accelerator capable of 2 PFLOPS of FP8 performance running at peak power consumption (66 W), or 30 TFLOPS/W based on a more usual 30-35 W power envelope. (Untether’s first generation chip, RunAI, could handle 500 TOPS of INT8.)
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- 法国VSORA 推出Jotunn generative人工智能处理器
- 运用模拟内存运算In-Memory Computing技术 Andes晶心科技与TetraMem合作打造突破性人工智能加速器芯片
- 新思科技PCIe 7.0 IP可满足超大规模AI数据中心设备未来的带宽需求
- Dream Chip携手Cadence在 2024 年embedded world展会上演示采用 Tensilica AI IP 的汽车芯片