Untether Unveils 2-PFLOPS AI Chip, Edge Roadmap
By Sally Ward-Foxton, EETimes (August 23, 2022)
At Hot Chips this week, Untether unveiled its second-gen architecture for AI inference, the first chip using this architecture, as well as plans to expand to edge and endpoint accelerators.
Untether’s new architecture, internally codenamed Boqueria, addresses trends for very large neural networks, including transformer networks in natural language processing and beyond, endpoint applications that require power efficiency, and applications that require performance and power efficiency combined with prediction accuracy.
The first chip to use the Boqueria architecture, SpeedAI, is a data center inference accelerator capable of 2 PFLOPS of FP8 performance running at peak power consumption (66 W), or 30 TFLOPS/W based on a more usual 30-35 W power envelope. (Untether’s first generation chip, RunAI, could handle 500 TOPS of INT8.)
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related News
- DEEPX Signs 2nm Process Agreement with Samsung Foundry to Develop World’s First On-Device Generative AI Chip ‘DX-M2’
- ChipAgents Raises Oversubscribed $21M Series A to Redefine AI for Chip Design
- VSORA Launches Europe’s Most Powerful AI Inference Chip
- ADTechnology Collaborates with Euclyd to Develop Ultra-Efficient AI Chip for Datacenters
Latest News
- RAAAM Memory Technologies announces $17.5M Series A investment led by NXP Semiconductors to bring its innovative on-chip memory solution to mass production
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 3% Year-on-Year in Q3 2025
- Logic Fruit Technologies Appoints Sunil Kar as President & CEO to Accelerate Global Growth
- EnSilica plc - Audited Results for the Year Ended 31 May 2025
- Thalia Design Automation announces AMALIA Platform release 25.3 qualified for advanced process nodes down to 4nm