数据移动取决于 PCIe
NVMe, CXL relying on bandwidth advances of ubiquitous bus standard
By Gary Hilson, EETimes (August 10, 2021)
The Peripheral Component Interconnect Express (PCIe) bus standard has a lot riding on it. Or perhaps more accurately, needs to accommodate a lot of data flowing through it.
Both the relatively mature Non-Volatile Memory Express (NVMe) protocol as well as the fledgling yet rapidly evolving Compute Express Link (CXL) are leveraging the ubiquity of PCIe, with 6.0 expected to be widely released by the end of 2021.
Mark Orthodoxou, director of Microchip Technology’s data center business unit said, the value of PCIe is its ubiquity in that it’s interoperable across CPUs, and it openness has allowed for an ecosystem to be built around it. He said the drawbacks of PCIe stem from it becoming quite complex over time, but those challenges are surmountable because there’s lots of licensable IP that can be drawn upon.
To read the full article, click here
Related Semiconductor IP
- AXI Bridge with DMA for PCIe IP Core
- PCIe Gen 7 Verification IP
- PCIe Gen 6 Phy
- PCIe Gen 6 controller IP
- PCIe GEN6 PHY IP
Related News
- Digital Blocks通过在PCIe或UDP / IP网络接口上优化视频以及DMA数据流传输,扩展AMBA多通道DMA控制器IP内核系列的领军地位。
- Avery Design 与 S2C 联手合作,赋予FPGA 原型设计方案 PCIe 6.0、LPDDR5及HBM3 速度适配器功能,适用于数据中心和 AI/ML SoC 验证
- Rambus 为新兴数据中心提供 PCIe 6.0 控制器
- 用 28HPC+/HPC 工艺技术的 USB 3.2/ PCIe 3.1/SATA 3.2 Combo PHY IP 核接口,将您的高密度数据处理能力提升到全新高度