Opinion: The yin and yang of designing big chips
In thinking about this viewpoint, it occurred to me that a good place to start is with the EDA industry itself –– what characterizes it, for example? It strikes me that in EDA we are quite different as an industry compared to, say, the medical industry, especially in terms of speed of innovation. If a person in academia dreams up an EDA idea, it can be implemented, tested to ensure that it works, and put on the market reasonably quickly.
However, the proof needed to demonstrate that an EDA innovation works reliably is somewhat less rigorous than the testing and approvals process that medicine and medical technology needs to go through –– and with good reason. This is chiefly because the medical industry deals with people, which make the consequences of something going wrong far more serious.
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related Articles
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- Designing low-power multiprocessor chips
- Advantages and Challenges of Designing with Multiple Inferencing Chips
- The Future of Safe and Secure Aerospace Systems
Latest Articles
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events
- A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
- Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation