Opinion: The yin and yang of designing big chips
In thinking about this viewpoint, it occurred to me that a good place to start is with the EDA industry itself –– what characterizes it, for example? It strikes me that in EDA we are quite different as an industry compared to, say, the medical industry, especially in terms of speed of innovation. If a person in academia dreams up an EDA idea, it can be implemented, tested to ensure that it works, and put on the market reasonably quickly.
However, the proof needed to demonstrate that an EDA innovation works reliably is somewhat less rigorous than the testing and approvals process that medicine and medical technology needs to go through –– and with good reason. This is chiefly because the medical industry deals with people, which make the consequences of something going wrong far more serious.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Articles
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- Designing low-power multiprocessor chips
- Advantages and Challenges of Designing with Multiple Inferencing Chips
- Selection of FPGAs and GPUs for AI Based Applications
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension