What’s the number of ASIC versus FPGA design starts?
Clive Maxfield, EETimes
3/20/2011 12:32 PM EDT
It is not uncommon to see an article or read a paper that says something like “In 2010 there were 2,500 ASIC design starts versus 90,000 FPGA design starts.” And we say to ourselves: “Well, that’s jolly interesting.” And then we quote these values to each other in conversations at the water cooler and use them in our own papers and articles, but where do these numbers actually come from and how accurate are they?
Of course we all know that there are fewer ASIC design starts today as compared to say five or ten years ago. This is primarily because designing ASICs at the latest and greatest technology nodes is an increasingly complex, resource-intensive, time-consuming, and expensive hobby.
It’s also common knowledge that there are more FPGA design starts today than there were five and ten years ago. In addition to the fact that the use of electronics is increasing dramatically in almost all walks of life, this is primarily due to the fact that today’s FPGAs have higher capacity and higher performance coupled with lower power consumption (relatively speaking), all of which means that FPGAs can now play in applications and markets that were previously “owned” by ASICs and other devices.
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related Articles
- The pitfalls of mixing formal and simulation: Where trouble starts
- What's Really Behind the Adoption of eFPGA?
- An Outline of the Semiconductor Chip Design Flow
- The rise of FPGA technology in High-Performance Computing
Latest Articles
- VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
- A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks