Viewpoint: RTL-ers should move to ESL
(10/19/2007 2:15 PM EDT) -- EE Times
Fifteen years ago, designers were buzzing about a new design approach: Register Transfer Level (RTL) Design. There was a fundamental change underway in how chip designs were created and implemented. There were methodology experts within electronics companies whose sole responsibility was to move design teams to using RTL design methods. It was this focus that enabled the methodology shift the industry experienced and changed the way chips were designed.
Back then, the average chip had tens of thousands of gates and took 18 to 24 months to design. Fast forward to 2007 and, while the average gate count is now in the tens of millions, design cycle requirements have been slashed to six to nine months. Still, the majority of U.S. design teams are using a design methodology similar to what was used in the 1990s.
While RTL design was and still is an important engineering methodology development, new technologies and standards are forcing continued evolution. But, what happened to our methodology experts?
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related White Papers
- Viewpoint: Need to move beyond the network-on-chip
- State of RTL based design - is it time to move beyond?
- Certifying RISC-V: Industry Moves to Achieve RISC-V Core Quality
- Amba bus may move MIPS into ARM territory
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design