Using statistical activity for power estimation
Ashutosh Mauskar and Steev Wilcox, Azuro, Inc.
(07/24/2006 9:00 AM EDT), EE Times
Today, power is rapidly replacing performance as the primary concern for many digital chip design teams. Currently, the majority of 90nm design teams perform concurrent analysis and optimization for power, timing and signal integrity at multiple points in their design flow from architecture to routing.
Power, among other things, is a function of operating voltage, switching capacitance, and switching activity (dynamic power = ½CV2f). Standards for capturing operating voltage and switching capacitance are well established in design flows today, but the methodology for capturing the correct switching activities is currently more of an art than a science.
(07/24/2006 9:00 AM EDT), EE Times
Today, power is rapidly replacing performance as the primary concern for many digital chip design teams. Currently, the majority of 90nm design teams perform concurrent analysis and optimization for power, timing and signal integrity at multiple points in their design flow from architecture to routing.
Power, among other things, is a function of operating voltage, switching capacitance, and switching activity (dynamic power = ½CV2f). Standards for capturing operating voltage and switching capacitance are well established in design flows today, but the methodology for capturing the correct switching activities is currently more of an art than a science.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Towards Activity Based System Level Power Estimation
- Speeding power estimation from weeks to hours
- Accurate and Efficient Power estimation Flow For Complex SoCs
- Unified Methodology for Effective Correlation of SoC Power Estimation and Signoff
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval