Using high integration SoC alternatives for your legacy X86 design
By David L. Feldman, ZF Micro Solutions
Nov 20 2006 (0:30 AM), Embedded.com
During the past several years End-of-Life (EOL) notices for most legacy x86 processors have increased dramatically leaving many OEMs producing products for the embedded market with few choices other than significant system redesign. Often these OEMs are offered higher performance processors that are no longer viable in the desktop market.
These processors usually have higher power requirements and typically require a different and specific set of companion or support devices in order to create a fully functional system. In many cases the newer devices no longer support some of the legacy interfaces and peripherals needed by OEMs to maintain compatibility with the products they are attempting to keep in production.
Nov 20 2006 (0:30 AM), Embedded.com
During the past several years End-of-Life (EOL) notices for most legacy x86 processors have increased dramatically leaving many OEMs producing products for the embedded market with few choices other than significant system redesign. Often these OEMs are offered higher performance processors that are no longer viable in the desktop market.
These processors usually have higher power requirements and typically require a different and specific set of companion or support devices in order to create a fully functional system. In many cases the newer devices no longer support some of the legacy interfaces and peripherals needed by OEMs to maintain compatibility with the products they are attempting to keep in production.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- A cost-effective and highly productive Framework for IP Integration in SoC using pre-defined language sensitive Editors (LSE) templates and effectively using System Verilog Interfaces
- Low Power Design in SoC Using Arm IP
- Using PSS and UVM Register Models to Verify SoC Integration
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
Latest Articles
- System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
- CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design