Debunking the myth of the $100M ASIC
Andreas Olofsson, CEO, Adapteva
EETimes (10/3/2011 1:08 PM EDT)
A false belief that leading-edge chips cost up to $100 million to develop has severely decimated levels of venture capital investment in semiconductors, diminishing innovation in our industry and our economy. The fact is, engineers can create a profitable chip company with less than $2 million of total investment. I know because we have done it.
An exponential increase in mask costs is cited most often as the reason chips have become so expensive. Mask costs have risen from $100,000 to as much as $1-$3 million, but this factor alone cannot explain why some chips costs $100 million to develop.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
- Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
- The Elements of Traceability
- Out of the Verification Crisis: Improving RTL Quality
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension