The growing role of analog-digital on-chip integration in saving energy
Richard York, ARM
EDN.com (December 15, 2013)
Mixed-signal silicon design, bringing the worlds of analog and digital technology onto a single die, has never been an easy task. Formerly, the analog and digital teams would work independently on their designs, leaving the place and route team with the thankless task of integrating everything onto a single chip. A microcontroller design, with all of its carefully thought out peripherals, would be routed leaving analog-sized holes for the oscillator, ADC and transceivers needed to complete the design.
The first real test of the design would be undertaken with the first silicon on the laboratory test bench, a potentially risky process that inevitably resulted in one or more metal fixes before mass production could ramp up. Thankfully, with the advances in sophistication of EDA design tools, with their sophisticated integrated mixed-signal analysis capability, the chances of finding potential issues when merging digital peripherals with analog blocks has significantly increased. In turn, the risks, and potential costs due to errors, have dropped significantly, making the development of silicon devices with peripherals and features highly attuned to vertical market needs, considerably more attractive.
To read the full article, click here
Related Semiconductor IP
- Analog I/O Library with a custom 12V ESD Solution IN GF 55nm
- Complete measurement analog front end (AFE) IP for single phase power metering in TSMC 40ULP
- Contain supply cells, power management, ring building, analog cells for TSMC N4P 1.8V IO Platform MS Add-on
- Contain supply cells, power management, ring building, analog cells for TSMC N4P 1.8V IO Platform
- Contain supply cells, power management, ring building, analog cells for TSMC N5A 1.8V IO Platform, New Frame MS add-on
Related Articles
- The Role of Interconnection in the Evolution of Advanced Packaging Technology
- The role of cache in AI processor design
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
Latest Articles
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
- A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
- SkipOPU: An FPGA-based Overlay Processor for Large Language Models with Dynamically Allocated Computation
- TensorPool: A 3D-Stacked 8.4TFLOPS/4.3W Many-Core Domain-Specific Processor for AI-Native Radio Access Networks