Using SystemVue to overcome 4G challenges
Daren McClearnon and Wu Huan, Agilent Technologies
12/5/2011 9:59 AM EST
LTE-Advanced (LTE-A) is an emerging mobile communications standard being developed by 3GPP. Specified as part of Release 10 of the 3GPP specifications, it is now approved for 4G IMT-Advanced. LTE-A leverages many existing LTE Release 8/9 parameters, while also incorporating a number of enhancements, including carrier aggregation, an enhanced multiple access scheme and MIMO transmission, multi-hop transmission, coordinated multipoint (CoMP) transmission/reception, and support for heterogeneous networks. These enhancements enable significant benefits, but they also create baseband and RF design challenges that further complicate the 4G physical layer (PHY) architecture development. Next-generation Electronic Design Automation (EDA) tools, with their array of new capabilities, offer a viable resolution to this dilemma. The trick is in understanding what these new capabilities are and how they can be used to overcome 4G challenges.
A number of EDA tools available on the market today can be used for LTE-based design; however, creating superior systems designs for the emerging LTE-A standard requires an entirely new set of functionality.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related White Papers
- FAUST: On-Chip Distributed SoC Architecture for a 4G Baseband Modem Chipset
- Overcome power, size and cost when developing optimized '4G' chipsets for handhelds
- Using signal compression to ease migration to a 4G wireless infrastructure
- Power-efficient SDR platform handles multimode 4G
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design