SoC processor is set for the big picture
Jeremiah Golston, Texas Instruments Inc.
(04/10/2006 9:00 AM EDT), EE Times
Today's demanding consumer video applications often require the high performance of system-on-chip integration, yet SoC processing engines have created new challenges for system developers. SoCs have traditionally been based on closed architectures, giving developers
few options for implementation; however, video applications ranging from consumer communications to multimedia products are becoming increasingly complex, requiring design flexibility for greater customization and ad- vanced feature updates.
OEMs often need to use the same system platform across a range of products that are tailored for specific markets; or they may need to combine different applications in the same system, such as a security camera with object recognition, or an IPTV set-top box with integrated video phone or digital media adapter capabilities.
As multiple-application products continue to grow in number, system developers increasingly need SoC processors that have been designed with open architectures to meet the versatile, rapidly changing requirements of the consumer video market. Fortunately, a new type of SoC processor has appeared that integrates high performance and programmable cores, together with the essential memory and peripherals for building a wide range of consumer video systems.
The SoC architecture is based on a programmable digital signal processor with video-specific hardware acceleration that provides the computational performance needed for real-time compression-decompression algorithms (codecs) and other communications signal processing. Combining a RISC processor with the DSP adds control and user interface support, together with programming ease; and integrated video peripherals reduce system cost and simplify design.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- Top 5 Reasons why CPU is the Best Processor for AI Inference
- How AI is changing the game for high-performance SoC designs
- The SoC design: What’s next for NoCs?
- Nine Compelling Reasons Why Menta eFPGA Is Essential for Achieving True Crypto Agility in Your ASIC or SoC
Latest Articles
- System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
- CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design