SoC offers design alternative, and challenges, compared to SiP
By Bill Saperstein, AMI Semiconductor
Jul 05, 2006 (1:27 PM), PlanetAnalog
A system-on-chip is a highly integrated, single-chip design using third-party and internal intellectual property. The IP can be either a behavioral or physical description of standard components, and the SoC can contain analog, digital or mixed-signal circuits.
One of the key applications for SoC design is for embedded microprocessor-based systems. These ICs are used in applications found in almost every market, including the communication, consumer, EDP, and automotive markets. In such applications, commonly found IP includes microprocessor cores, UART's, MPEG decoders, DSPs, memory controllers, standardized bus controllers and interfaces, Ethernet MACs, and interfaces.
The "reusable" IP is often in the form of a soft macro that can be synthesized to the target silicon technology, such as standard cell, FPGA or structured ASIC. In addition, it can already be targeted to a specific silicon technology and process, and be in the form of a hard macro that can be integrated directly into the physical design. These hard macros often take advantage of the specific qualities of the target technology, including analog circuitry or timing-critical designs. Vital to the design of SoC chips is the availability of this reusable IP, which has been previously proven and characterized in silicon and lends itself to easy integration at the chip level.
Jul 05, 2006 (1:27 PM), PlanetAnalog
A system-on-chip is a highly integrated, single-chip design using third-party and internal intellectual property. The IP can be either a behavioral or physical description of standard components, and the SoC can contain analog, digital or mixed-signal circuits.
One of the key applications for SoC design is for embedded microprocessor-based systems. These ICs are used in applications found in almost every market, including the communication, consumer, EDP, and automotive markets. In such applications, commonly found IP includes microprocessor cores, UART's, MPEG decoders, DSPs, memory controllers, standardized bus controllers and interfaces, Ethernet MACs, and interfaces.
The "reusable" IP is often in the form of a soft macro that can be synthesized to the target silicon technology, such as standard cell, FPGA or structured ASIC. In addition, it can already be targeted to a specific silicon technology and process, and be in the form of a hard macro that can be integrated directly into the physical design. These hard macros often take advantage of the specific qualities of the target technology, including analog circuitry or timing-critical designs. Vital to the design of SoC chips is the availability of this reusable IP, which has been previously proven and characterized in silicon and lends itself to easy integration at the chip level.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- GenAI for Systems: Recurring Challenges and Design Principles from Software to Silicon
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS