Simplifying AC and DC data acquisition signal chains
By Wasim Shaikh, Srikanth Nittala (Analog Devices)
embedded.com (August 12, 2020)
Sampling phenomena in analog-to-digital converters (ADCs) induce the problems of aliasing and capacitive kickback, and to solve these problems, designers use filters and driving amplifiers that introduce their own sets of challenges. This makes achieving precision dc and ac performance in medium bandwidth application areas a challenge and designers end up trading off system goals to do so.
This article describes continuous-time sigma-delta (∑-Δ) ADCs that inherently and dramatically solve the sampling problems by simplifying signal chains. They remove the need for antialiasing filters and buffers, and solve signal chain offset errors and drift issues associated with the additional components. These benefits shrink the solution size, ease solution design, and improve the phase matching and overall latency of the system. This article also draws a comparison with discrete-time converters and highlights system benefits, as well as the constraints of using continuous-time sigma-delta ADCs.
To read the full article, click here
Related Semiconductor IP
- Sigma-Delta ADC
- 10Bit 25MHz sigma-delta ADC for VT sensor on SMIC 40nm
- 14-Bit 25MSPS Sigma-Delta ADC with PGA - SMIC 40nm
- 14-Bit 25MSPS Sigma-Delta ADC with PGA - SMIC 40nm
- 14-Bit 25MSPS Sigma-Delta ADC with PGA - SMIC 40nm
Related Articles
- Data acquisition systems and SoCs - A guide
- Design trade-offs of using SAR and Sigma Delta Converters for Multiplexed Data Acquisition Systems
- Fragmentation to Standardization: Evaluating RISC-V’s Path Across Data Centers, Automotive, and Security
- A 16 nm 1.60TOPS/W High Utilization DNN Accelerator with 3D Spatial Data Reuse and Efficient Shared Memory Access
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS