Silicon for better DTV tuning, PIP, speed and size
Silicon tuners now have the edge, and offer feature advantages like inexpensive PIP via time slicing.
By Neil Mitchell, Xceive Corporation
videsignline.com (October 10, 2008)
The digital TV switchover in the U.S. has been, and continues to be a gentle transition. Most cable and satellite subscribers will be unaffected thanks to digital set-top-boxes (STBs). Even the most basic level of cable subscriber, without a STB, will have time to adjust as broadcasters continue to provide analog signals alongside digital for up to three years after the February 2009 "switch."
TV manufacturers must are also transitioning tuner architectures. The question, however, is no longer digital versus analog. That transition is set. Analog tuners are making way for hybrid analog/digital tuners and later on to digital-only tuner solutions in the 2011/2012 timeframe. The real question now is CAN versus silicon.

View full size
Figure 1: Simplified DTV block diagram
Silicon digital tuners arrived on the scene with lackluster fanfare. Initial tuners lacked the performance and picture quality delivered by their bulky CAN tuner counterparts. Not all silicon tuners are created equal, however, and improvements have changed things around. Today, Xceive's production-proven, second-generation silicon tuners exceed CAN tuner performance and picture quality, while delivering additional benefits and differentiators.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- Changing the paradigm for TV silicon tuners
- Reconfiguring Design -> Adaptive computing makes efficient use of silicon
- Retargeting IP -> Silicon prototyping verifies IP functions
- Retargeting IP -> Design system compiles silicon straight from C code
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events