Silicon for better DTV tuning, PIP, speed and size
Silicon tuners now have the edge, and offer feature advantages like inexpensive PIP via time slicing.
By Neil Mitchell, Xceive Corporation
videsignline.com (October 10, 2008)
The digital TV switchover in the U.S. has been, and continues to be a gentle transition. Most cable and satellite subscribers will be unaffected thanks to digital set-top-boxes (STBs). Even the most basic level of cable subscriber, without a STB, will have time to adjust as broadcasters continue to provide analog signals alongside digital for up to three years after the February 2009 "switch."
TV manufacturers must are also transitioning tuner architectures. The question, however, is no longer digital versus analog. That transition is set. Analog tuners are making way for hybrid analog/digital tuners and later on to digital-only tuner solutions in the 2011/2012 timeframe. The real question now is CAN versus silicon.

View full size
Figure 1: Simplified DTV block diagram
Silicon digital tuners arrived on the scene with lackluster fanfare. Initial tuners lacked the performance and picture quality delivered by their bulky CAN tuner counterparts. Not all silicon tuners are created equal, however, and improvements have changed things around. Today, Xceive's production-proven, second-generation silicon tuners exceed CAN tuner performance and picture quality, while delivering additional benefits and differentiators.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Changing the paradigm for TV silicon tuners
- Reconfiguring Design -> Adaptive computing makes efficient use of silicon
- Retargeting IP -> Silicon prototyping verifies IP functions
- Retargeting IP -> Design system compiles silicon straight from C code
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval