Scaling a video on demand server
Early performance estimation is key to successful implementation
Illia Cremer, CoFluent Design
EETimes (4/27/2011 9:51 AM EDT)
Abstract
In a growing and more competitive video on demand (VoD) market, system designers face new challenges in VoD server infrastructures definition and sizing. Early performance estimation thanks to abstract modeling is a key enabler for providing best quality of service and compelling user experience.
This article illustrates how to model and simulate an example model of a RTP/RTSP video on demand server using the method, notations and tools provided by CoFluent Design.
The objective is to determine the client’s frame rate deviation and the average power consumption for different server configurations. The frame rate deviation is the difference between the expected theoretical frame rate and the actual frame rate of the video stream. It directly impacts the user’s watching experience and should be kept as much as possible close to zero.
The impact of different hardware elements of the server such as HDD type and server buffering is studied. The example also illustrates how to model multiple instances of the same function, and how to define an abstract network of computers.
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related Articles
- Using vector processing for HD video scaling, de-interlacing, and image customization
- Polyphase Video Scaling in FPGAs
- Revisiting the analogue video decoder: Brushing up on your comb filters
- Thoughts on Streaming Video Securely
Latest Articles
- VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
- A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks