The Rise of RISC-V and ISO 26262 Compliance
Can RISC-V meet ISO 26262 standards and reshape the automotive industry when it comes to functional safety? The latest trends suggest it’s already happening.
By Simon Wang, Andes Technology
ElectronicDesign (May 2, 2024)
RISC-V technology is beginning its inroads into automotive electrical/electronic (EE) architecture design. Four major trends are driving this evolution: the surge in electric vehicles (EVs), advances in self-driving technology, the emergence of software-defined vehicles (SDVs), and vehicle-to-everything (V2X) connectivity.
The extensible RISC-V instruction set architecture (ISA) offers major advantages for automotive silicon vendors, Tier-1 suppliers, and OEMs. High-performance efficiency, a modular ISA, and emphasis on security make RISC-V an attractive choice for automotive applications. Moreover, RISC-V's open ecosystem fosters innovation and collaboration, driving its widespread adoption across the automotive industry.
As industry leaders like Andes Technology pave the way with ISO 26262 international functional-safety-standard certified RISC-V CPUs, the automotive sector is poised for a new era of innovation and reliability.
To read the full article, click here
Related Semiconductor IP
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Tiny, Ultra-Low-Power Embedded RISC-V Processor
Related Articles
- Safety in SoCs: Accelerating the Road to ISO 26262 Certification for the ARC EM Processor
- Fundamentals of Semiconductor ISO 26262 Certification: People, Process and Product
- Is Your Processor IP ISO 26262-Compliant?
- System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
Latest Articles
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
- A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
- SkipOPU: An FPGA-based Overlay Processor for Large Language Models with Dynamically Allocated Computation
- TensorPool: A 3D-Stacked 8.4TFLOPS/4.3W Many-Core Domain-Specific Processor for AI-Native Radio Access Networks