The Rise of RISC-V and ISO 26262 Compliance
Can RISC-V meet ISO 26262 standards and reshape the automotive industry when it comes to functional safety? The latest trends suggest it’s already happening.
By Simon Wang, Andes Technology
ElectronicDesign (May 2, 2024)
RISC-V technology is beginning its inroads into automotive electrical/electronic (EE) architecture design. Four major trends are driving this evolution: the surge in electric vehicles (EVs), advances in self-driving technology, the emergence of software-defined vehicles (SDVs), and vehicle-to-everything (V2X) connectivity.
The extensible RISC-V instruction set architecture (ISA) offers major advantages for automotive silicon vendors, Tier-1 suppliers, and OEMs. High-performance efficiency, a modular ISA, and emphasis on security make RISC-V an attractive choice for automotive applications. Moreover, RISC-V's open ecosystem fosters innovation and collaboration, driving its widespread adoption across the automotive industry.
As industry leaders like Andes Technology pave the way with ISO 26262 international functional-safety-standard certified RISC-V CPUs, the automotive sector is poised for a new era of innovation and reliability.
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related White Papers
- Safety in SoCs: Accelerating the Road to ISO 26262 Certification for the ARC EM Processor
- Fundamentals of Semiconductor ISO 26262 Certification: People, Process and Product
- Is Your Processor IP ISO 26262-Compliant?
- OCP-IP Compliance for Databahn Memory Controller Cores
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS