Is Your Processor IP ISO 26262-Compliant?
Making automotive SoCs functional-safety-aware
Paul Garden
7/21/2014 01:00 PM EDT
The proliferation of electronic systems in automobiles has resulted in the creation of new automotive standards to ensure safety.
The ISO 26262 standard is an adoption of the more general IEC 61508 functional safety standard for electrical/ electronic/ programmable electronic safety-related systems.
ISO 26262 defines functional safety for automotive equipment and addresses possible hazards caused by the malfunctioning of electronic and electrical systems in passenger vehicles. Components of automotive electrical/electronic systems play a critical role in achieving compliance with the ISO 26262 standard.
At every level in the development of safety systems, from the selection of processor IP and the IP development process, to software development and even document creation, there is a need to address functional safety compliance. Understanding the compliance with ISO 26262 from a processor IP perspective, the role of the processor IP, its software, and its documentation can help ease the certification process.
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- Neuromorphic Processor IP (Second Generation)
- High-performance AI dataflow processor with scalable vector compute capabilities
- Compact Processor for Security
Related White Papers
- RISC-VLIW IP Core for the Airborn Navigation Functional Oriented Processor
- Safety in SoCs: Accelerating the Road to ISO 26262 Certification for the ARC EM Processor
- Arteris System IP Meets Arm Processor IP
- Maven Silicon's RISC-V Processor IP Verification Flow
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design