Resistive RAM for next-generation nonvolatile memory
Bogdan Govoreanu, imec Leuven
EETimes (3/12/2012 1:25 PM EDT)
Since its introduction in 1988 by Toshiba1, NAND flash nonvolatile memory has undergone an unprecedented growth, becoming one of today’s technology drivers. Although NAND flash memory has scaled to 1x-nm feature sizes, shrinking cell sizes reduce the number of electrons stored on the floating gate. Resistive RAM (RRAM) provides an alternative. In this article, we review the main performance figures of hafnium-oxide (HfO2)-based RRAM cells4 from a scalability perspective, outlining their strengths as well as the main challenges ahead.
A NAND flash nonvolatile memory cell, usually a floating gate transistor, implements the memory function by charge stored on the floating gate. With a charge transfer mechanism onto/from the storage medium that relies on tunneling and a serial (string) architecture, NAND memory features high operating voltages (with associated chip area consumption for the on-chip voltage generation), rather long cell program/erase (P/E) times, and slow read-access times. These drawbacks are, however, compensated for by the very compact array architecture and extremely low energy-consumption-per-bit operation, which eventually enabled fabrication of high-density memory arrays, at low cost and with a chip storage capacity increasing impressively.
To read the full article, click here
Related Semiconductor IP
- 512B/ECC16 Nand Flash BCH Encoder/Decoder
- 1KB/ECC96 NAND Flash BCH Encoder/Decoder
- NAND Flash Controller
- ONFI Nand Flash Software Driver
- ONFI 5.0 NAND Flash Controller IP Compliant to JEDEC
Related White Papers
- The benefit of non-volatile memory (NVM) for edge AI
- The Growing Importance of AI Inference and the Implications for Memory Technology
- Selecting the right Nonvolatile Memory IP: Applications and Alternatives
- Argument for anti-fuse non-volatile memory in 28nm high-K metal gate
Latest White Papers
- On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions