Reducing cycle times for design rule checking
James Paris, Mentor Graphics Corp.
(07/31/2006 9:00 AM EDT), EE Times
Design rule checking (DRC) is the gold standard in the hand-off of IC designs to the manufacturer. From the beginning, when newly developed physical verification tools automated the manual check method, a DRC-clean design was the most accurate ticket to yield. Based on a compliance method of pass/no pass, the system was simple and straightforward, giving designers a faster method of sign-off and measurable assurance for successful silicon.
But at 130nm node, DRC-clean designs began failing first silicon. At that time, it became obvious that the compliance process required more than pass/no pass. This didn't mean DRC was no longer a valid process for sign-off; it did mean, however, that DRC would have to evolve. Robust verification tools began to do just that, managing design-for-manufacturing capabilities, such as antennae effects, stress effects, metal fill and via insertion.
But that was just the beginning of the evolution. For the upcoming nanometer nodes of 65nm and 45nm, the DRC engine is revving up for a whole new race.
(07/31/2006 9:00 AM EDT), EE Times
Design rule checking (DRC) is the gold standard in the hand-off of IC designs to the manufacturer. From the beginning, when newly developed physical verification tools automated the manual check method, a DRC-clean design was the most accurate ticket to yield. Based on a compliance method of pass/no pass, the system was simple and straightforward, giving designers a faster method of sign-off and measurable assurance for successful silicon.
But at 130nm node, DRC-clean designs began failing first silicon. At that time, it became obvious that the compliance process required more than pass/no pass. This didn't mean DRC was no longer a valid process for sign-off; it did mean, however, that DRC would have to evolve. Robust verification tools began to do just that, managing design-for-manufacturing capabilities, such as antennae effects, stress effects, metal fill and via insertion.
But that was just the beginning of the evolution. For the upcoming nanometer nodes of 65nm and 45nm, the DRC engine is revving up for a whole new race.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience
- The SoC design: What’s next for NoCs?
- Assessing Design Space for the Device-Circuit Codesign of Nonvolatile Memory-Based Compute-in-Memory Accelerators
Latest Articles
- System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
- CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design