Power mode technologies verify today's SoCs
(02/27/2008 9:32 AM EST) -- EE Times
The power architectures on today's power-cycled system-on-chip designs can be distressingly complex. Multiple power domains with many power modes require a thorough verification process.
Five technologies " PDML specification, power-aware simulation, structural power checks, power-related assertions and formal analysis of the power control logic " provide outstanding checking and coverage while shaving half the power verification time. These technologies are the key components of an effective power verification methodology to ensure that low-power design produces high-confidence chips.
In today's power-cycled systems-on-chip (SoCs), the power budget is lowered by reducing or shutting off power to regions of the device known as power domains. First-generation power-cycled SoC designs have only a few power domains, but newer designs now under development will feature as many as 20, producing numerous power modes.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
Related White Papers
- Optimizing performance, power, and area in SoC designs using MIPS multi-threaded processors
- Unified Methodology for Effective Correlation of SoC Power Estimation and Signoff
- Improving Battery-Powered Device Operation Time Thanks To Power Efficient Sleep Mode
- Low Power Design in SoC Using Arm IP
Latest White Papers
- relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems