Platform FPGA design for high-performance DSPs
April 11, 2006 - pldesignline.com
As DSP technologies find their way into high-end, high-complexity commercial and consumer applications, developers are discovering the limitations of traditional Digital Signal Processors (DSPs) to satisfy their performance requirements. The processing complexity in many of these applications requires massive parallelism to perform complex DSP functions in real time. The cost of using large DSP farms to implement such parallelism is often far too prohibitive in terms of price, power and form factor, leaving the system designer no choice but to seek alternative solutions.
This paper discusses the unique capabilities platform FPGA-based designs offer when used to help meet the challenges of today's demanding high-performance real-time DSP applications, both as stand-alone solutions and as complementary solutions for traditional DSPs. A detailed investigation of the use of model-based design methodologies reveals the ease with which platform FPGAs can be employed to accommodate these highly complex DSP implementations. Finally, an example in the wireless arena – Multiple Input, Multiple Output (MIMO) technology – is used to illustrate the concepts.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related White Papers
- NetComposer-II: High performance Structured ASIC Programmable NPU platform for layer 4-7 applications
- Optimizing High Performance CPUs, GPUs and DSPs? Use logic and memory IP - Part II
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience
- Design and Implementation of Test Infrastructure for Higher Parallel Wafer Level Testing of System-on-Chip
Latest White Papers
- RISC-V basics: The truth about custom extensions
- Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
- Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
- relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions