Multi-Die SoCs Gaining Strength with Introduction of UCIe
By Manuel Mota, Sr. Product Marketing Manager, Synopsys
The Universal Chiplet Interconnect Express UCIe specification brings together very competitive performance advantages to multi-die system designers, including high energy-efficiency, high edge usage efficiency and low latency, and more. Read this article to learn all about UCIe and its many advantages for multi-die system designs.
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- Enabling High Performance SoCs Through Multi-Die Re-use
- Make SoCs flexible with embedded FPGA
- Bulletproofing PCIe-based SoCs with Advanced Reliability, Availability, Serviceability (RAS) Mechanisms
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
Latest White Papers
- SPAD: Specialized Prefill and Decode Hardware for Disaggregated LLM Inference
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems