Using mixed-signal FPGAs to take motion control to the next step
Yvonne Lin, Microsemi Corporation
12/10/2010 12:17 PM EST
Abstract
Motion control systems (and by extension, motor control methods) are becoming more complex as they address ever escalating market needs. Increasing demands for energy efficiency, increased functionality, reduced size, and higher levels of integration push designers to look for more innovative solutions.
Until now, the available solutions involved control algorithms implemented in digital signal processors or microcontrollers. However, to achieve the response time required for complex motor control algorithms such as field-oriented control, hardware acceleration is often required.
In addition, analog circuitry is needed to read sensors, determine position and speed, check for faults, monitor temperature, etc., plus digital connections are required to interface with the rest of the system. The resulting collection of discrete devices delivered a solution that fell short in reliability, integration, and cost.
What has eluded the designer until now has been a single-chip solution that can address all of these needs; that is, until the introduction of SmartFusion mixed signal FPGAs. Microsemi’s SmartFusion device combines the three elements required by designers of next-generation motion control systems – a high-performance microcontroller, dense FPGA fabric, and programmable analog – all in a single package, allowing designers to achieve both high levels of integration and low cost.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- VIP for Compute Express Link (CXL)
Related Articles
- Mixed-Signal Designs: The benefits of digital control of analog signal chains
- Free I/O: Improving FPGA clock distribution control
- Control an FPGA bus without using the processor
- Resets in FPGA & ASIC control and data paths
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor