Mixed-Signal Designs: The benefits of digital control of analog signal chains
Warren Craddock and Tamara Schmitz, Intersil Corp
EETimes (1/15/2011 12:41 PM EST)
Mixed-signal designs combine the most powerful features and advantages of both analog and digital circuitry. One common mixed-signal architecture is a chain of analog signal blocks, each controlled by digital logic. These designs take advantage of the stability and algorithmic capabilities of digital logic to control traditional analog circuitry.
Because digital logic can be easily modified throughout a design cycle, it is often preferable to keep most of the “intelligence” of a control loop in the digital logic. The analog circuitry should be as simple and direct as possible. Decoders, delays, and other functions should be implemented digitally whenever possible.
Digital logic does not suffer from drift or process variation in the same sense as analog circuitry. Phenomena such as oscillation are much easier to control or prevent entirely. Certain functions – such as control loops that can hold a specific value indefinitely – become very easy to implement in logic. Such circuits are small in area, resistant to noise, and easy to implement.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Articles
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Signal Integrity --> Diverse IP cranks noise control headaches
- Reuse of Analog Mixed Signal IP for SoC Design: Progress Report (Cadence Design Systems)
- Analog & Mixed Signal IC Debug: A high precision ADC application
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension