Mission Critical in Auto SoC: Interconnect IP
Kurt Shuler, VP Marketing, Arteris
EETimes (10/22/2016 08:00 AM EDT)
The average number of IP cores integrated into automotive SoCs is growing from about 20 today to more than 100 within the next five to ten years.
Today, the automobile industry is a key driver for technology innovation much like the mobile industry propelled growth in earlier part of the new millennium.
While the market for electronics in cars is relatively small in comparison to the mobile industry today, the growth rate is higher, which makes it all the more compelling for the next generation of SoC designs.
Much like the mobile industry before it, the growth in capabilities and features for automotive electronic systems is driving the transition from microcontrollers to ever more sophisticated microprocessors in ever more complex SoCs.
Application areas are expanding from engine control units into Advanced Driver Assistance Systems (ADAS), self-driving systems with over-the-air updating capabilities, active safety systems, infotainment systems and more.
In particular, ADAS are driving up the semiconductor bill-of-materials (BOM) in automobiles due to the requirements for advanced processing and sensing. Figure 1 below provides a breakdown for the growing semiconductor revenue as automation increases in cars.
To read the full article, click here
Related Semiconductor IP
- EMFI Detector
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
Related White Papers
- NoC Interconnect Fabric IP Improves SoC Power, Performance and Area
- Low Power Design in SoC Using Arm IP
- How to manage changing IP in an evolving SoC design
- Why network-on-chip IP in SoC must be physically aware
Latest White Papers
- On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions