Maximizing performance in FPGA systems
Adrian Cosoroaba, Virtex solutions manager at Xilinx Inc.
(01/02/2006 10:00 AM EST)
EE Times
With programmable hard intellectual property like DSP building blocks, serdes and embedded processors, FPGAs have become complex systems-on-chip. As a result, extracting higher performance involves far more than just cranking up the fabric clock rate. Typically, one must balance a complex set of requirements-I/O bandwidth, hardware logic and/or embedded-processing performance.
Harnessing built-in FPGA features for maximum performance also takes the right combination of design techniques. Tool settings are needed that optimally implement the functional description as written in RTL code. Each phase of design development, synthesis and implementation is critical.
System architecture must be considered for effective trade-offs between programmable hardware resources. With the architecture defined and RTL code ready, synthesis tools assign the design's basic conceptual building blocks to technology cells.
(01/02/2006 10:00 AM EST)
EE Times
With programmable hard intellectual property like DSP building blocks, serdes and embedded processors, FPGAs have become complex systems-on-chip. As a result, extracting higher performance involves far more than just cranking up the fabric clock rate. Typically, one must balance a complex set of requirements-I/O bandwidth, hardware logic and/or embedded-processing performance.
Harnessing built-in FPGA features for maximum performance also takes the right combination of design techniques. Tool settings are needed that optimally implement the functional description as written in RTL code. Each phase of design development, synthesis and implementation is critical.
System architecture must be considered for effective trade-offs between programmable hardware resources. With the architecture defined and RTL code ready, synthesis tools assign the design's basic conceptual building blocks to technology cells.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- Achieving FPGA Design Performance Quickly
- Achieving FPGA Design Performance Quickly
- Resilience in Space: Designing Radiation-Tolerant Systems
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS