Boost verification accuracy with low-power assertions
Krishna Balachandran, Synopsys
EE Times (07/28/2008 12:00 AM EDT)
Low-power designs have raised the bar on the verification effort. Designs optimized for power often employ complex design techniques that introduce their fair share of new bugs that are hard to track and fix. A single undetected power-management bug can result in functional failures manifesting in silicon.
Tight product development schedules have put immense pressure on verification teams to hunt for these bugs. The verification complexity involved with low-power designs has led to a quest to simplify and automate the bug-finding process. This is where assertions come into the picture.
Assertions themselves have been well-known to verification engineers for some time now. Assertions can be expressed in testbenches in languages such as SystemVerilog. Functional simulators monitor specified assertions and generate messages indicating whether they have passed or failed. A failed assertion is an indication of a design problem. Assertions can therefore serve as a valuable tool to help pinpoint the type and location of functional failures early in the design cycle. Assertions that find bugs at the RTL stage can potentially save months of verification time or even help avert a potential respin for bugs that go undetected until they manifest themselves in silicon.
EE Times (07/28/2008 12:00 AM EDT)
Low-power designs have raised the bar on the verification effort. Designs optimized for power often employ complex design techniques that introduce their fair share of new bugs that are hard to track and fix. A single undetected power-management bug can result in functional failures manifesting in silicon.
Tight product development schedules have put immense pressure on verification teams to hunt for these bugs. The verification complexity involved with low-power designs has led to a quest to simplify and automate the bug-finding process. This is where assertions come into the picture.
Assertions themselves have been well-known to verification engineers for some time now. Assertions can be expressed in testbenches in languages such as SystemVerilog. Functional simulators monitor specified assertions and generate messages indicating whether they have passed or failed. A failed assertion is an indication of a design problem. Assertions can therefore serve as a valuable tool to help pinpoint the type and location of functional failures early in the design cycle. Assertions that find bugs at the RTL stage can potentially save months of verification time or even help avert a potential respin for bugs that go undetected until they manifest themselves in silicon.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Upfront Analysis of Low Power Specification, Assertions and Testbench to Enable Reuse
- Low power is everywhere
- An ESD efficient, Generic Low Power Wake up methodology in an SOC
- A need for static and dynamic Low Power Verification
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval