Introduction to USB -- Part III
Christian Legare, Micrium
EETimes (12/12/2012 10:51 AM EST)
1-5 USB TOPOLOGY
USB can connect a series of devices using a tiered star topology. The key elements in USB topology are the host, hubs, and devices, as illustrated in Figure 1-16. Each node in the illustration represents a USB hub or a USB device. At the top level of the graph is the root hub, which is part of the host. There is only one host in the system. The specification allows up to seven tiers and a maximum of five non-root hubs in any path between the host and a device. Each tier must contain at least one hub except for the last tier where only devices are present. Each USB device in the system has a unique address assigned by the host through a process called enumeration (see section 1-12 on page 58 for more details on enumeration).
The host learns about the device capabilities during enumeration, which allows the host operating system to load a specific driver for a particular USB device. The maximum number of peripherals that can be attached to a host is 127, including the root hub.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- USB Full Speed Transceiver
- Super-Speed Plus USB 3.2 Hub Controller
- Super Speed USB 3.0 Extensible Host Controller xHCI
- USB 2.0 Device Controller
Related White Papers
- How to design secure SoCs, Part III: Secure Boot
- Introduction to USB - Part I
- An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets - Part 1
- How to design secure SoCs, Part II: Key Management
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions