How to verify control loop design
Steve Sandler, Analytical Engineering, Inc.
EDN (October 30, 2013)
The non-invasive stability assessment is a method that uses an output impedance measurement to accurately determine stability without access to the control loop. The non-invasive stability assessment, whether performed as a physical test or with a circuit simulation, is a fast, simple, and inexpensive means to verify or optimize any control loop design. This measurement is useful in almost all systems, though especially in high-speed, instrumentation, and RF systems. Improving stability reduces noise in a system, allowing better SNR, dynamic range, clock jitter and many other performance characteristics to be enhanced. Issues related to noise can be very difficult to trace and fix. Non-invasive testing is sometimes the only way to single out and eliminate potential stability problems.
As discussed in reference 1, the non-invasive stability assessment involves measuring the output impedance at the output of the regulator or switching converter. The phase margin is then determined mathematically from the characteristics of the output impedance. Following are four items you should know about the non-invasive phase margin measurement.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity
- How to Verify Complex RISC-V-based Designs
- How to manage changing IP in an evolving SoC design
- How to Elevate RRAM and MRAM Design Experience to the Next Level
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events